欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL74HC640D 参数 Datasheet PDF下载

SL74HC640D图片预览
型号: SL74HC640D
PDF下载: 下载PDF文件 查看货源
内容描述: 八路三态反相总线收发器(高性能硅栅CMOS [Octal 3-State Inverting Bus Transceiver(High-Performance Silicon-Gate CMOS]
分类和应用: 总线收发器
文件页数/大小: 5 页 / 53 K
品牌: SLS [ SYSTEM LOGIC SEMICONDUCTOR ]
 浏览型号SL74HC640D的Datasheet PDF文件第2页浏览型号SL74HC640D的Datasheet PDF文件第3页浏览型号SL74HC640D的Datasheet PDF文件第4页浏览型号SL74HC640D的Datasheet PDF文件第5页  
SL74HC640  
Octal 3-State Inverting Bus Transceiver  
High-Performance Silicon-Gate CMOS  
The SL74HC640 is identical in pinout to the LS/ALS640. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LS/ALSTTL outputs.  
The SL74HC640 is a 3-state transceiver that is used for 2-way  
asynchronous communication between data buses. The device has an  
active-low Output Enable pin, which is used to place the I/O ports into  
high-impedance states. The Direction control determines whether data  
flows from A to B or from B to A.  
ORDERING INFORMATION  
SL74HC640N Plastic  
SL74HC640D SOIC  
TA = -55° to 125° C for all packages  
·
·
·
·
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 mA  
High Noise Immunity Characteristic of CMOS Devices  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
FUNCTION TABLE  
Control Inputs  
Output  
Enable  
Direction  
Operation  
PIN 20=VCC  
PIN 10 = GND  
L
L
Data Transmitted  
from Bus B to Bus  
A (inverted)  
L
H
X
Data Transmitted  
from Bus A to Bus  
B (inverted)  
H
Buses Isolated  
(High Impedance  
State)  
X = don’ t care  
System Logic  
SLS  
Semiconductor