欢迎访问ic37.com |
会员登录 免费注册
发布采购

SP1491ECN 参数 Datasheet PDF下载

SP1491ECN图片预览
型号: SP1491ECN
PDF下载: 下载PDF文件 查看货源
内容描述: 全双工RS- 485收发器 [Full Duplex RS-485 Transceivers]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管信息通信管理
文件页数/大小: 10 页 / 74 K
品牌: SIPEX [ SIPEX CORPORATION ]
 浏览型号SP1491ECN的Datasheet PDF文件第1页浏览型号SP1491ECN的Datasheet PDF文件第2页浏览型号SP1491ECN的Datasheet PDF文件第4页浏览型号SP1491ECN的Datasheet PDF文件第5页浏览型号SP1491ECN的Datasheet PDF文件第6页浏览型号SP1491ECN的Datasheet PDF文件第7页浏览型号SP1491ECN的Datasheet PDF文件第8页浏览型号SP1491ECN的Datasheet PDF文件第9页  
SPECIFICATIONS (continued)  
TMIN to TMAX and VCC = 5V ± 5% unless otherwise noted.  
SP1490E/1491E RECEIVER  
DC Characteristics  
Differential Input Threshold  
Input Hysteresis  
Output Voltage High  
Output Voltage Low  
Input Resistance  
Input Current (A, B); VIN = 12V  
Input Current (A, B); VIN = -7V  
Short-Circuit Current  
0.2  
3.5  
12  
+0.2 Volts  
mV  
-7V VCM 12V  
VCM = 0V  
IO = -4mA, VID = +200mV  
IO = +4mA, VID = -200mV  
-7V VCM 12V (1 unit load)  
VIN = 12V  
70  
15  
Volts  
0.4  
Volts  
kΩ  
±1.0 mA  
-0.8  
mA  
VIN = -7V  
0V VO VCC  
85  
mA  
PARAMETERS  
MIN.  
TYP.  
MAX. UNITS CONDITIONS  
SP1490E/1491E RECEIVER  
AC Characteristics  
Maximum Data Rate  
Receiver Input to Output  
20  
20  
Mbps  
ns  
45  
45  
50  
50  
t
; RDIFF = 54,  
CPLL1H= CL2 = 100pF; Figures 3 & 8  
tPHL; RDIFF = 54,  
Receiver Input to Output  
20  
ns  
CL1 = CL2 = 100pF; Figures 3 & 8  
RDIFF = 54; CL1 = CL2 = 100pF;  
Diff. Receiver Skew ItPLH-tPHL  
Receiver Tplh/Tphl  
I
5
40  
10  
70  
ns  
ns  
POWER REQUIREMENTS  
Supply Voltage  
+4.75  
+5.25 Volts  
Supply Current  
900  
µA  
ENVIRONMENTAL AND  
MECHANICAL  
Operating Temperature  
Commercial (_C_)  
Industrial (_E_)  
Storage Temperature  
Package  
0
-40  
-65  
+70  
+85  
+150 °C  
°C  
°C  
Plastic DIP (_S_)  
NSOIC (_N)  
1K  
Test Point  
A
Receiver  
Output  
V
CC  
S
S
1
R
C
RL  
1K  
V
OD  
V
OC  
R
2
B
Figure 2. Receiver Timing Test Load Circuit  
Figure 1. Driver DC Test Load Circuit  
3V  
DE  
C
C
L1  
V
CC  
S
1
A
B
A
B
DI  
R
DIFF  
500  
Output  
RO  
Under  
L2  
Test  
C
L
15pF  
S
2
Figure 3. Driver/Receiver Timing Test Circuit  
Figure 4. Driver Timing Test Load #2 Circuit  
Date: 5/18/04  
SP1490E/1491E Full Duplex RS-485 Transceivers  
© Copyright 2004 Sipex Corporation  
3