欢迎访问ic37.com |
会员登录 免费注册
发布采购

STK10C68-5S25 参数 Datasheet PDF下载

STK10C68-5S25图片预览
型号: STK10C68-5S25
PDF下载: 下载PDF文件 查看货源
内容描述: 8K ×8的nvSRAM QuantumTrap⑩ CMOS非易失性静态RAM [8K x 8 nvSRAM QuantumTrap⑩ CMOS Nonvolatile Static RAM]
分类和应用: 静态存储器
文件页数/大小: 12 页 / 471 K
品牌: SIMTEK [ SIMTEK CORPORATION ]
 浏览型号STK10C68-5S25的Datasheet PDF文件第4页浏览型号STK10C68-5S25的Datasheet PDF文件第5页浏览型号STK10C68-5S25的Datasheet PDF文件第6页浏览型号STK10C68-5S25的Datasheet PDF文件第7页浏览型号STK10C68-5S25的Datasheet PDF文件第8页浏览型号STK10C68-5S25的Datasheet PDF文件第10页浏览型号STK10C68-5S25的Datasheet PDF文件第11页浏览型号STK10C68-5S25的Datasheet PDF文件第12页  
STK10C68  
If the STK10C68 is in a WRITE state at the end of  
power-up RECALL, the SRAM data will be corrupted.  
To help avoid this situation, a 10K Ohm resistor  
should be connected either between W and system  
LOW AVERAGE ACTIVE POWER  
The STK10C68 draws significantly less current  
when it is cycled at times longer than 55ns. Figure 2  
shows the relationship between ICC and READ cycle  
time. Worst-case current consumption is shown for  
both CMOS and TTL input levels (commercial tem-  
perature range, VCC = 5.5V, 100% duty cycle on  
chip enable). Figure 3 shows the same relationship  
for WRITE cycles. If the chip enable duty cycle is  
less than 100%, only standby current is drawn  
when the chip is disabled. The overall average cur-  
rent drawn by the STK10C68 depends on the fol-  
lowing items: 1) CMOS vs. TTL input levels; 2) the  
duty cycle of chip enable; 3) the overall cycle rate  
for accesses; 4) the ratio of READs to WRITEs; 5)  
the operating temperature; 6) the VCC level; and 7) I/  
O loading.  
VCC or between E and system VCC.  
HARDWARE PROTECT  
The STK10C68 offers two levels of protection to  
suppress inadvertent STORE cycles. If the control  
signals (E, G, W and NE) remain in the STORE con-  
dition at the end of a STORE cycle, a second  
STORE cycle will not be started. The STORE (or  
RECALL) will be initiated only after a transition on  
any one of these signals to the required state. In  
addition to multi-trigger protection, STOREs are  
inhibited when VCC is below 4.0V, protecting  
against inadvertent STOREs.  
100  
80  
100  
80  
60  
60  
TTL  
CMOS  
40  
40  
TTL  
20  
20  
CMOS  
200  
0
0
50  
100  
150  
50  
100  
150  
200  
Cycle Time (ns)  
Cycle Time (ns)  
Figure 2: ICC (max) Reads  
Figure 3: ICC (max) Writes  
March 2006  
9
Document Control # ML0006 rev 0.2  
 复制成功!