SiI0680A PCI to IDE/ATA
Data Sheet
Silicon Image, Inc.
9.7.19 FIFO Port – IDE0
Address Offset: 60H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
FIFO Port – IDE0
This register defines the direct access register for the FIFO port of IDE Channel #0 in the SiI 0680A. This register is used
for hardware debugging purposes only. The system can read from or write to this register for direct access to the data
FIFO between the PCI bus and IDE Channel #0. While DMA0 is active, reading this register will be terminated with Target-
Abort.
9.7.20 FIFO Pointers1– IDE0
Address Offset: 68H
Access Type: Read Only
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
FIFO Byte 1 Wr Pointer – IDE0
FIFO Byte 1 Rd Pointer – IDE0
FIFO Byte 0 Wr Pointer – IDE0
FIFO Byte 0 Rd Pointer – IDE0
This register provides visibility into the data FIFO for IDE Channel #0 in the SiI 0680A. The data FIFO is organized as a
four byte-wide x 64 deep memory array. There are separate write and read pointer for each of the byte slices. This
register is used for hardware debugging purposes only. The register bits are defined below.
•
•
•
•
Bit [31:24]: FIFO Byte 1 Wr Pointer – IDE0 (R) FIFO Byte 1 Write Pointer. This bit field provides the status on
the write pointer for Byte 1.
Bit [23:16]: FIFO Byte 1 Rd Pointer – IDE0 (R) FIFO Byte 1 Read Pointer. This bit field provides the status on
the read pointer for Byte 1.
Bit [15:08]: FIFO Byte 0 Wr Pointer – IDE0 (R) FIFO Byte 0 Write Pointer. This bit field provides the status on
the write pointer for Byte 0.
Bit [07:00]: FIFO Byte 0 Rd Pointer – IDE0 (R) FIFO Byte 0 Read Pointer. This bit field provides the status on
the read pointer for Byte 0.
© 2006 Silicon Image, Inc.
SiI-DS-0069-C
82
SILICONIMAGE [ Silicon image ]
