欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F339 参数 Datasheet PDF下载

C8051F339图片预览
型号: C8051F339
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 234 页 / 3348 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F339的Datasheet PDF文件第136页浏览型号C8051F339的Datasheet PDF文件第137页浏览型号C8051F339的Datasheet PDF文件第138页浏览型号C8051F339的Datasheet PDF文件第139页浏览型号C8051F339的Datasheet PDF文件第141页浏览型号C8051F339的Datasheet PDF文件第142页浏览型号C8051F339的Datasheet PDF文件第143页浏览型号C8051F339的Datasheet PDF文件第144页  
C8051F336/7/8/9  
SFR Definition 20.10. P0SKIP: Port 0 Skip  
Bit  
7
6
5
4
3
2
1
0
Name  
Type  
Reset  
P0SKIP[7:0]  
R/W  
0
0
0
0
0
0
0
0
SFR Address = 0xD4  
Bit  
Name  
Function  
7:0  
P0SKIP[7:0] Port 0 Crossbar Skip Enable Bits.  
These bits select Port 0 pins to be skipped by the Crossbar Decoder. Port pins  
used for analog, special functions or GPIO should be skipped by the Crossbar.  
0: Corresponding P0.n pin is not skipped by the Crossbar.  
1: Corresponding P0.n pin is skipped by the Crossbar.  
SFR Definition 20.11. P1: Port 1  
Bit  
7
6
5
4
3
2
1
0
Name  
Type  
Reset  
P1[7:0]  
R/W  
1
1
1
1
1
1
1
1
SFR Address = 0x90  
Bit  
Name  
P1[7:0] Port 1 Data.  
Sets the Port latch logic  
Description  
Write  
0: Set output latch to logic 0: P1.n Port pin is logic  
LOW. LOW.  
1: Set output latch to logic 1: P1.n Port pin is logic  
Read  
7:0  
value or reads the Port pin  
logic state in Port cells con-  
figured for digital I/O.  
HIGH.  
HIGH.  
140  
Rev. 0.2  
 复制成功!