欢迎访问ic37.com |
会员登录 免费注册
发布采购

S-1131B27PD-N4MTFG 参数 Datasheet PDF下载

S-1131B27PD-N4MTFG图片预览
型号: S-1131B27PD-N4MTFG
PDF下载: 下载PDF文件 查看货源
内容描述: 高纹波抑制率低压差中输出电流CMOS电压稳压器 [HIGH RIPPLE-REJECTION LOW DROPOUT MIDDLE OUTPUT CURRENT CMOS VOLTAGE REGULATOR]
分类和应用: 稳压器输出元件
文件页数/大小: 29 页 / 450 K
品牌: SII [ SEIKO INSTRUMENTS INC ]
 浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第10页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第11页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第12页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第13页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第15页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第16页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第17页浏览型号S-1131B27PD-N4MTFG的Datasheet PDF文件第18页  
HIGH RIPPLE-REJECTION LOW DROPOUT MIDDLE OUTPUT CURRENT CMOS VOLTAGE REGULATOR  
Rev.3.0_01  
S-1131 Series  
„ Precautions  
Wiring patterns for the VIN, VOUT and GND pins should be designed so that the impedance is low.  
When mounting an output capacitor between the VOUT and VSS pins (CL) and a capacitor for stabilizing  
the input between VIN and VSS pins (CIN), the distance from the capacitors to these pins should be as  
short as possible.  
Note that the output voltage may increase when a series regulator is used at low load current (1.0 mA or  
less).  
This IC performs phase compensation by using an internal phase compensator and the ESR of an  
output capacitor. Therefore, always place a capacitor of 2.2 µF or more between VOUT and VSS pins.  
A tantalum type capacitor is recommended. Moreover, to secure stable operation of the S-1131 Series,  
it is necessary to employ a capacitor with an ESR within an optimum range (0.5 to 5 ). Using a  
capacitor whose ESR is outside the optimum range (approximately 0.5 to 5 ), whether larger or  
smaller, may cause an unstable output, resulting in oscillation. Perform sufficient evaluation under the  
actual usage conditions for selection, including evaluation of temperature characteristics.  
The voltage regulator may oscillate when the impedance of the power supply is high and the input  
capacitor is small or an input capacitor is not connected.  
The application conditions for the input voltage, output voltage, and load current should not exceed the  
package power dissipation.  
Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in  
electrostatic protection circuit.  
In determining the output current, attention should be paid to the output current value specified in Table  
6 in the electrical characteristics and footnote *5) of the table.  
SII claims no responsibility for any disputes arising out of or in connection with any infringement by  
products including this IC of patents owned by a third party.  
14  
Seiko Instruments Inc.  
 复制成功!