欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAB82525H-V21 参数 Datasheet PDF下载

SAB82525H-V21图片预览
型号: SAB82525H-V21
PDF下载: 下载PDF文件 查看货源
内容描述: 高层次的串行通信控制器扩展 [High-Level Serial Communication Controller Extended]
分类和应用: 通信控制器
文件页数/大小: 126 页 / 741 K
品牌: SIEMENS [ Siemens Semiconductor Group ]
 浏览型号SAB82525H-V21的Datasheet PDF文件第34页浏览型号SAB82525H-V21的Datasheet PDF文件第35页浏览型号SAB82525H-V21的Datasheet PDF文件第36页浏览型号SAB82525H-V21的Datasheet PDF文件第37页浏览型号SAB82525H-V21的Datasheet PDF文件第39页浏览型号SAB82525H-V21的Datasheet PDF文件第40页浏览型号SAB82525H-V21的Datasheet PDF文件第41页浏览型号SAB82525H-V21的Datasheet PDF文件第42页  
SAB 82525  
SAB 82526  
SAF 82525  
SAF 82526  
3.3 Error Handling  
Depending on the error type, erroneous frames are handled according table 1.  
Table 1  
Error Handling  
Generated  
Response  
Generated  
Interrupt  
Frame Type  
Error Type  
Rec. Status  
I
CRC error  
aborted  
unexpec. N(S)  
unexpec. N(R)  
RME  
RME  
CRC error  
abort  
S-frame  
PCE  
S
CRC error  
aborted  
unexpec. N(R)  
with I-field  
PCE  
PCE  
Note: The station variables (V(S), V(R)) are not changed.  
CPU Interface  
4.1 Register Set  
4
The communication between the CPU and the HSCX is done via a set of directly accessible  
8-bit registers. The CPU sets the operating modes, controls function sequences, and gets  
status information by writing or reading these registers (Command/Status transfer). Complete  
information concerning the register functions is provided in detailed register description. The  
most important functions programmable via these registers are:  
– setting of operating and clocking modes  
– layer-2 functions  
– data transfer modes (Interrupt, DMA)  
– bus mode  
– DPLL mode  
– baudrate generator  
– test loop  
Each of two serial channels of HSCX is controlled via an equal, but totally independent register  
file (channel A and channel B).  
4.2 Data Transfer Modes  
Data transfer between the system memory and the HSCX for both transmit and receive  
direction is controlled by either interrupts (Interrupt Mode), or independently from CPU  
interaction using the HSCX’s 4-channel DMA interface (DMA Mode).  
After RESET, the HSCX operates in Interrupt Mode, where data transfer must be done by the  
CPU. The user selects the DMA Mode by setting the DMA bit in the XBCH register. Both  
channels can be independently operated in either Interrupt or DMA Mode (e.g. Channel  
A-DMA, Channel B-Interrupt).  
Semiconductor Group  
38  
 复制成功!