欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAB82525N 参数 Datasheet PDF下载

SAB82525N图片预览
型号: SAB82525N
PDF下载: 下载PDF文件 查看货源
内容描述: 高层次的串行通信 [High-Level Serial Communication]
分类和应用: 通信
文件页数/大小: 126 页 / 741 K
品牌: SIEMENS [ Siemens Semiconductor Group ]
 浏览型号SAB82525N的Datasheet PDF文件第56页浏览型号SAB82525N的Datasheet PDF文件第57页浏览型号SAB82525N的Datasheet PDF文件第58页浏览型号SAB82525N的Datasheet PDF文件第59页浏览型号SAB82525N的Datasheet PDF文件第61页浏览型号SAB82525N的Datasheet PDF文件第62页浏览型号SAB82525N的Datasheet PDF文件第63页浏览型号SAB82525N的Datasheet PDF文件第64页  
SAB 82525  
SAB 82526  
SAF 82525  
SAF 82526  
5.3 Bus Configuration  
Beside the point-to-point configuration, the HSCX effectively supports point-to-multipoint (pt-  
mpt, or bus) configurations by means of internal idle and collision detection/collision resolution  
methods.  
In a pt-mpt configuration, comprising a central station (master) and several peripheral stations  
(slaves), or in a multimaster configuration (see figure 6), data transmission can be initiated by  
each station over a common transmit line (bus). In case more than one station attempt to  
transmit data simultaneously (collision), the bus is assigned to one station by a collision-  
resolution procedure implemented by the HSCX. The bus assignment function is based on a  
priority principle with both fixed and rotating priorities that enables each station to access the  
bus in a predeterminable time. As a result, any number of transmitters can be connected to the  
serial bus.  
Prerequisites for bus operation are:  
– NRZ encoding  
– OR connection of data at the bus  
– feedback of bus information (C×DA/C×DB input)  
The bus configuration is selected via the CCR1 register.  
Note: Central clock supply for each station is not necessary if both the receive and transmit  
clock is recovered by the DPLL (clock mode 7). In this case, the function of the DPLL  
also minimizes the phase shift between the transmit clocks of the individual transmitters  
so that an opening flag sequence will be sufficient to allow a correct collision detection.  
The bus mode can be operated independently of the clock mode, e.g. also during clock  
mode 1 (receive and transmission strobe) or clock mode 5 (programmable time-slots).  
Semiconductor Group  
60