欢迎访问ic37.com |
会员登录 免费注册
发布采购

E0C63454F 参数 Datasheet PDF下载

E0C63454F图片预览
型号: E0C63454F
PDF下载: 下载PDF文件 查看货源
内容描述: [4-BIT, MROM, 4.1MHz, MICROCONTROLLER, PQFP100, QFP15-100]
分类和应用: 时钟外围集成电路
文件页数/大小: 8 页 / 84 K
品牌: SEIKO [ SEIKO EPSON CORPORATION ]
 浏览型号E0C63454F的Datasheet PDF文件第1页浏览型号E0C63454F的Datasheet PDF文件第2页浏览型号E0C63454F的Datasheet PDF文件第3页浏览型号E0C63454F的Datasheet PDF文件第5页浏览型号E0C63454F的Datasheet PDF文件第6页浏览型号E0C63454F的Datasheet PDF文件第7页浏览型号E0C63454F的Datasheet PDF文件第8页  
E0C63454
q
DC Characteristics
(Unless otherwise specified: V
DD
=3.0V, V
SS
=0V, f
OSC1
=32.768kHz, Ta=25°C, V
D1
/V
C1
/V
C2
/V
C4
/V
C5
are internal voltage, C
1
–C
8
=0.2µF)
Min.
Typ.
Condition
Symbol
Characteristic
Max. Unit
0.8·V
DD
K00–03, P00–03, P10–13
V
IH1
High level input voltage (1)
V
DD
V
RESET, TEST, P10–13
V
IH2
0.9·V
DD
V
DD
High level input voltage (2)
V
V
IL1
K00–03, P00–03, P10–13
0
0.2·V
DD
V
Low level input voltage (1)
V
IL2
0.1·V
DD
V
RESET, TEST, P10–13
0
Low level input voltage (2)
I
IH
K00–03, P00–03, P10–13
0.5
V
IH
=3.0V
0
High level input current
µA
RESET, TEST
I
IL1
K00–03, P00–03, P10–13
V
IL1
=V
SS
0
-0.5
Low level input current (1)
µA
No Pull-up
RESET, TEST
I
IL2
K00–03, P00–03, P10–13
V
IL2
=V
SS
-7
-5
-12
Low level input current (2)
µA
With Pull-up
RESET, TEST
I
OH1
V
OH1
=0.9·V
DD
R00–03, P00–03, P10–13
-2
High level output current (1)
mA
I
OH2
V
OH2
=0.9·V
DD
BZ
-2
High level output current (2)
mA
I
OL1
V
OL1
=0.1·V
DD
R00–03, P00–03, P10–13
3
Low level output current (1)
mA
I
OL2
V
OL2
=0.1·V
DD
BZ
3
Low level output current (2)
mA
I
OH3
V
OH3
=V
C5
-0.05V
COM0–16
-25
Common output current
µA
I
OL3
V
OL3
=V
SS
+0.05V
25
µA
I
OH4
V
OH4
=V
C5
-0.05V
SEG0–39
-10
Segment output current
µA
I
OL4
V
OL4
=V
SS
+0.05V
10
µA
(Unless otherwise specified: V
DD
=5.0V, V
SS
=0V, f
OSC1
=32.768kHz, Ta=25°C, V
D1
/V
C1
/V
C2
/V
C4
/V
C5
are internal voltage, C
1
–C
8
=0.2µF)
Min.
Typ.
Condition
Characteristic
Max. Unit
Symbol
0.8·V
DD
K00–03, P00–03, P10–13
High level input voltage (1)
V
DD
V
V
IH1
RESET, TEST, P10–13
V
IH2
0.9·V
DD
V
DD
High level input voltage (2)
V
V
IL1
K00–03, P00–03, P10–13
0
0.2·V
DD
V
Low level input voltage (1)
V
IL2
0.1·V
DD
V
RESET, TEST, P10–13
0
Low level input voltage (2)
I
IH
K00–03, P00–03, P10–13
0.5
V
IH
=5.0V
0
High level input current
µA
RESET, TEST
I
IL1
K00–03, P00–03, P10–13
V
IL1
=V
SS
0
-0.5
Low level input current (1)
µA
No Pull-up
RESET, TEST
I
IL2
K00–03, P00–03, P10–13
V
IL2
=V
SS
-12
-9
-20
Low level input current (2)
µA
With Pull-up
RESET, TEST
I
OH1
V
OH1
=0.9·V
DD
R00–03, P00–03, P10–13
-5
High level output current (1)
mA
I
OH2
V
OH2
=0.9·V
DD
BZ
-5
High level output current (2)
mA
I
OL1
V
OL1
=0.1·V
DD
R00–03, P00–03, P10–13
7.5
Low level output current (1)
mA
I
OL2
V
OL2
=0.1·V
DD
BZ
7.5
Low level output current (2)
mA
I
OH3
V
OH3
=V
C5
-0.05V
COM0–16
-25
Common output current
µA
I
OL3
V
OL3
=V
SS
+0.05V
25
µA
I
OH4
V
OH4
=V
C5
-0.05V
SEG0–39
-10
Segment output current
µA
I
OL4
V
OL4
=V
SS
+0.05V
10
µA
4