欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5PV210AA0-LA40 参数 Datasheet PDF下载

S5PV210AA0-LA40图片预览
型号: S5PV210AA0-LA40
PDF下载: 下载PDF文件 查看货源
内容描述: RISC微处理器, S5PV210是一个32位RISC成本效益,低功耗,移动电话和一般应用的高性能的微处理器解决方案,并集成了ARM Cortex- A8 ,它实现了ARM体系结构v7 -A与支持众多外设。 [RISC Microprocessor,S5PV210 is a 32-bit RISC cost-effective, low power, high performance microprocessor solution for mobile phones and general applications, and integrates an ARM Cortex-A8 which implements the ARM architecture V7-A with supporting numerous peripherals.]
分类和应用: 微处理器移动电话
文件页数/大小: 17 页 / 1871 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S5PV210AA0-LA40的Datasheet PDF文件第1页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第2页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第4页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第5页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第6页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第7页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第8页浏览型号S5PV210AA0-LA40的Datasheet PDF文件第9页  
Tel:021-58998693  
S5PV210AA0-LA40  
2 FEATURES  
This section summarizes the features of the S5PV210. Figure 1.1- 1 shows an overall block diagram of the  
S5PV210.  
System Peripheral  
CPU Core  
Multimedia  
RTC  
CortexA8  
12MP Camera IF / MIPI CSI-2  
PLL x 4  
32KB/32KB I/D cache  
Timer with PWM (4ch)  
Watchdog Timer  
DMA (24ch)  
800MHz/1GHz @ 1.1V/1.2V  
1080p 30fps MFC  
Codec H.263/H.264/MPEG4  
Decoder MPEG2/VC-1/Divx  
512KB  
NEON  
L2 cache  
Keypad (14x8)  
2D VG / 3D Graphics engine  
TS-ADC (12bit/10ch)  
NTSC / PAL TV out  
& HDMI  
Connectivity  
Audio IF  
128KB  
RAM  
64KB  
ROM  
JPEG Codec  
IIS x3 / PCM x 3  
S/PDIF / AC97  
TFT LCD controller  
XGA resolution  
Multi layer AHB/AXI Bus  
Storage IF  
Crypto  
Engines  
Audio  
DSP  
HSMMC/SD x 4  
Memory Interface  
ATA  
SRAM / ROM  
Connectivity  
USB Host2.0 / OTG 2.0  
(Flex) OneNAND  
Power  
Management  
UART x 4  
IIC x 3  
SLC / MLC NAND  
with 16bit ECC  
HS-SPI x 3  
Modem IF  
Clock gating /  
Power gating /  
Dynamic Voltage  
Frequency Scaling  
LPDDR1 / OneDRAM  
LPDDR2 / DDR2  
GPIO  
Figure 1.1- 1 S5PV210 Block Diagram  
1.1-2  
 
 复制成功!