欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC12U512NACA 参数 Datasheet PDF下载

MC12U512NACA图片预览
型号: MC12U512NACA
PDF下载: 下载PDF文件 查看货源
内容描述: 多媒体规格 [MultiMediaCard Specification]
分类和应用:
文件页数/大小: 66 页 / 1458 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号MC12U512NACA的Datasheet PDF文件第57页浏览型号MC12U512NACA的Datasheet PDF文件第58页浏览型号MC12U512NACA的Datasheet PDF文件第59页浏览型号MC12U512NACA的Datasheet PDF文件第60页浏览型号MC12U512NACA的Datasheet PDF文件第62页浏览型号MC12U512NACA的Datasheet PDF文件第63页浏览型号MC12U512NACA的Datasheet PDF文件第64页浏览型号MC12U512NACA的Datasheet PDF文件第65页  
MultiMediaCardTM  
Error  
Illegal  
Command  
Card ECC  
Failed  
‘1’ = error  
‘0’ = no error  
‘1’ = error  
‘0’ = success  
‘1’ = failure  
‘0’ = no error  
‘1’ = error  
‘0’ = no error  
‘1’ = error  
‘0’ = not  
protected  
‘1’ = protected  
‘0’ = no error  
‘1’ = error  
command failed.  
Command not legal for the card  
state.  
Card internal ECC was applied  
but failed to correct the data.  
Internal card controller error.  
E R  
C
C
C
C
C
R1 R2  
E X  
R2  
DataErr  
R2  
DataErr  
R2  
E R X  
E R X  
S X  
CC Error  
Error  
A general or an unknown error  
occurred during the operation.  
Only partial address space was  
erased due to existing WP  
blocks.  
Sequence or password error  
during card lock/unlock  
operation.  
DaraErr  
R2  
WP Erase Skip  
E X  
S X  
C
A
Lock/Unlock  
Command  
R2  
Card is locked  
Erase Retest  
In Idle State  
R2  
DaraErr  
‘0’ = card is  
not locked  
‘1’ = card is  
locked  
‘0’ = cleared  
‘1’ = set  
Card is locked by password.  
S R  
S R  
C
A
R1 R2  
R1 R2  
An erase sequence was cleared  
before exciting because an  
output of erase sequence  
command was received.  
The card enters the idle state  
after power up or reset  
‘0’ = Card is  
ready  
‘1’ = protected  
command. It will exit this state  
and become ready upon  
completion of this initialization  
procedures.  
E X  
C
CSD Overwrite  
R2  
‘0’ = no error  
‘1’ = error  
The host is trying to change the  
ROM section, or is trying to  
reserve the copy bit (set as  
original) or permanent WP bit  
(unprotected) or the CSD  
register.  
4.11 SPI Bus Timing  
All timing diagrams use the following schematics and abbreviations:  
H
L
X
Z
Signal is high (logical ‘1’)  
Transmitter bit (Host = ‘1’, Card = ‘0’)  
One-cycle pull-up (= ‘1’)  
High impedance state (-> = ‘1’)  
Repetition  
*
busy  
Busy token  
Command  
Response  
Data block  
Command token  
Response token  
Data token  
61  
 复制成功!