欢迎访问ic37.com |
会员登录 免费注册
发布采购

M393T5750CZ3-CCC 参数 Datasheet PDF下载

M393T5750CZ3-CCC图片预览
型号: M393T5750CZ3-CCC
PDF下载: 下载PDF文件 查看货源
内容描述: 基于512MB DDR2 SDRAM注册模块240PIN注册模块C -死72位ECC [DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb C-die 72-bit ECC]
分类和应用: 内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 21 页 / 476 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第13页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第14页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第15页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第16页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第17页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第18页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第19页浏览型号M393T5750CZ3-CCC的Datasheet PDF文件第21页  
512MB, 1GB, 2GB Registered DIMMs  
DDR2 SDRAM  
240 Pin DDR2 Registered DIMM Clock Topology  
0ns (nominal)  
PLL  
DDR2 SDRAM  
120 ohms  
OUT1  
CK0  
120 ohms  
IN  
DDR2 SDRAM  
Reg.A  
CK0  
120 ohms  
OUTN  
120 ohms  
C
C
Feedback In  
Feedback Out  
Reg.B  
Note:  
1. The clock delay from the input of the PLL clock to the input of any DDR2 SDRAM or register will be set to 0ns (nominal).  
2. Input, output, and feedback clock lines are terminated from line to line as shown, and not from line to ground.  
3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired in a similar manner.  
4. Termination resistors for the PLL feedback path clocks are located as close to the input pin of the PLL as possible.  
Rev. 1.2 Aug. 2005  
 复制成功!