欢迎访问ic37.com |
会员登录 免费注册
发布采购

K4E640412E-JI50 参数 Datasheet PDF下载

K4E640412E-JI50图片预览
型号: K4E640412E-JI50
PDF下载: 下载PDF文件 查看货源
内容描述: 16M X 4位CMOS动态随机存储器与扩充数据输出 [16M x 4bit CMOS Dynamic RAM with Extended Data Out]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 21 页 / 194 K
品牌: SAMSUNG [ SAMSUNG SEMICONDUCTOR ]
 浏览型号K4E640412E-JI50的Datasheet PDF文件第2页浏览型号K4E640412E-JI50的Datasheet PDF文件第3页浏览型号K4E640412E-JI50的Datasheet PDF文件第4页浏览型号K4E640412E-JI50的Datasheet PDF文件第5页浏览型号K4E640412E-JI50的Datasheet PDF文件第6页浏览型号K4E640412E-JI50的Datasheet PDF文件第7页浏览型号K4E640412E-JI50的Datasheet PDF文件第8页浏览型号K4E640412E-JI50的Datasheet PDF文件第9页  
Industrial Temperature
K4E660412E,K4E640412E
CMOS DRAM
16M x 4bit CMOS Dynamic RAM with Extended Data Out
DESCRIPTION
This is a family of 16,777,216 x 4 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random
access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -50 or -60), power consumption(Nor-
mal or Low power) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden
refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 16Mx4 EDO Mode DRAM family is fabricated
using Samsung′s advanced CMOS process to realize high band-width, low power consumption and high reliability.
FEATURES
• Part Identification
- K4E660412E-JI/P(3.3V, 8K Ref., SOJ)
- K4E640412E-JI/P(3.3V, 4K Ref., SOJ)
- K4E660412E-TI/P(3.3V, 8K Ref., TSOP)
- K4E640412E-TI/P(3.3V, 4K Ref., TSOP)
• Extended Data Out Mode operation
• CAS-before-RAS refresh capability
• RAS-only and Hidden refresh capability
• Self-refresh capability (L-ver only)
• Fast parallel test mode capability
• LVTTL(3.3V) compatible inputs and outputs
Active Power Dissipation
Unit : mW
Speed
-45
-50
-60
Refresh Cycles
Part
NO.
K4E660412E*
K4E640412E
Refresh
cycle
8K
4K
Refresh time
Normal
64ms
L-ver
128ms
RAS
CAS
W
Control
Clocks
VBB Generator
Vcc
Vss
• Early Write or output enable controlled write
• JEDEC Standard pinout
• Available in Plastic SOJ and TSOP(II) packages
• +3.3V±0.3V power supply
Industrial Temperature operating
( -40~85
°C
)
4K
432
396
360
8K
324
288
252
FUNCTIONAL BLOCK DIAGRAM
Refresh Control
Refresh Counter
Memory Array
16,777,216 x 4
Cells
Sens e Amps & I/O
* Access mode & RAS only refresh mode
: 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.)
CAS -before-RAS & Hidden refresh mode
: 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)
Performance Range
Speed
-45
-50
-60
Refresh Timer
Row Decoder
Data in
Buffer
DQ0
to
DQ3
Data out
Buffer
t
RAC
45ns
50ns
60ns
t
CAC
12ns
13ns
15ns
t
RC
74ns
84ns
104ns
t
HPC
17ns
20ns
25ns
A0~A12
(A0~A11)*1
A0~A10
(A0~A11)*1
Row Address Buffer
Col. Address Buffer
Column Decoder
Note) *1 : 4K Refresh
SAMSUNG ELECTRONICS CO., LTD.
reserves the right to
change products and specifications without notice.