欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS2154LD1 参数 Datasheet PDF下载

DS2154LD1图片预览
型号: DS2154LD1
PDF下载: 下载PDF文件 查看货源
内容描述: [DATACOM, FRAMER, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, LQFP-100]
分类和应用: PC电信电信集成电路
文件页数/大小: 90 页 / 1731 K
品牌: ROCHESTER [ Rochester Electronics ]
 浏览型号DS2154LD1的Datasheet PDF文件第1页浏览型号DS2154LD1的Datasheet PDF文件第2页浏览型号DS2154LD1的Datasheet PDF文件第4页浏览型号DS2154LD1的Datasheet PDF文件第5页浏览型号DS2154LD1的Datasheet PDF文件第6页浏览型号DS2154LD1的Datasheet PDF文件第7页浏览型号DS2154LD1的Datasheet PDF文件第8页浏览型号DS2154LD1的Datasheet PDF文件第9页  
DS2154  
TABLE OF CONTENTS  
1 DETAILED DESCRIPTION....................................................................................................6  
1.1  
INTRODUCTION .............................................................................................................................6  
New Features......................................................................................................................................... 6  
FUNCTIONAL DESCRIPTION ...........................................................................................................7  
READERS NOTE...........................................................................................................................7  
1.1.1  
1.2  
1.3  
2 PIN DESCRIPTION................................................................................................................9  
2.1  
2.2  
2.3  
2.4  
2.5  
TRANSMIT SIDE DIGITAL PINS......................................................................................................11  
RECEIVE SIDE DIGITAL PINS........................................................................................................12  
PARALLEL CONTROL PORT PINS .................................................................................................13  
LINE INTERFACE PINS .................................................................................................................14  
SUPPLY PINS..............................................................................................................................14  
3 PARALLEL PORT...............................................................................................................20  
4 CONTROL, ID, AND TEST REGISTERS ............................................................................20  
4.1  
4.2  
4.3  
4.4  
4.5  
FRAMER LOOPBACK....................................................................................................................29  
LOCAL LOOPBACK.......................................................................................................................29  
REMOTE LOOPBACK....................................................................................................................29  
POWER-UP SEQUENCE...............................................................................................................30  
AUTOMATIC ALARM GENERATION................................................................................................30  
5 STATUS AND INFORMATION REGISTERS......................................................................31  
5.1  
CRC4 SYNC COUNTER...............................................................................................................33  
6 ERROR COUNT REGISTERS.............................................................................................39  
6.1  
6.2  
6.3  
6.4  
BPV OR CODE VIOLATION COUNTER...........................................................................................39  
CRC4 ERROR COUNTER ............................................................................................................40  
E-BIT COUNTER .........................................................................................................................40  
FAS ERROR COUNTER ...............................................................................................................41  
7 DS0 MONITORING FUNCTION ..........................................................................................42  
8 SIGNALING OPERATION...................................................................................................46  
8.1  
8.2  
PROCESSOR-BASED SIGNALING..................................................................................................46  
HARDWARE-BASED SIGNALING ...................................................................................................49  
Receive Side........................................................................................................................................ 49  
Transmit Side....................................................................................................................................... 49  
8.2.1  
8.2.2  
9 PER-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK .....................................51  
9.1  
9.1.1  
9.1.2  
9.2  
TRANSMIT SIDE CODE GENERATION............................................................................................51  
Simple Idle Code Insertion and Per-Channel Loopback...................................................................... 51  
Per-Channel Code Insertion ................................................................................................................ 52  
RECEIVE SIDE CODE GENERATION..............................................................................................53  
10  
11  
CLOCK BLOCKING REGISTERS..................................................................................55  
ELASTIC STORES OPERATION...................................................................................57  
11.1  
RECEIVE SIDE ............................................................................................................................57  
11.2  
TRANSMIT SIDE ..........................................................................................................................57  
12  
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION................................58  
12.1  
12.2  
12.3  
HARDWARE SCHEME ..................................................................................................................58  
INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME ...........................................................58  
INTERNAL REGISTER SCHEME BASED ON CRC4 MULTIFRAME .....................................................61  
2 of 87  
 复制成功!