ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T
MR
1
2
3
4
8
7
6
5
RESET
RESET
NC
ADM708R/
ADM708S/
ADM708T
TOP VIEW
V
CC
GND
PFI
PFO
(Not to Scale)
NC = NO CONNECT
Figure 5. ADM708R/ADM708S/ADM708T
Table 4. Pin Function Descriptions ADM708R/ADM708S/ADM708T
Pin No.
Mnemonic Description
1
MR
Manual Reset Input. When taken below 0.6 V, a RESET/RESET is generated. MR can be driven from TTL, CMOS
logic, or from a manual reset switch because it is internally debounced. An internal 70 μA pull-up current holds
the input high when floating.
2
3
4
VCC
GND
PFI
Power Supply Input.
Ground. Ground reference for all signals (0 V).
Power-Fail Input. PFI is the noninverting input to the power-fail comparator. When PFI is less than 1.25 V, PFO
goes low. If unused, PFI should be connected to GND.
5
6
7
PFO
NC
RESET
Power-Fail Output. PFO is the output from the power-fail comparator. It goes low when PFI is less than 1.25 V.
No Connect.
Logic Output. RESET goes low for 200 ms when triggered. It is triggered either by VCC being below the reset
threshold or by a low signal on the MR input. RESET remains low whenever VCC is below the reset threshold. It
remains low for 200 ms after VCC goes above the reset threshold or MR goes from low to high. A watchdog
timeout does not trigger RESET unless WDO is connected to MR.
8
RESET
Logic Output. RESET is an active high output suitable for systems that use active high reset logic. It is the
inverse of RESET.
Rev. C | Page 7 of 16