欢迎访问ic37.com |
会员登录 免费注册
发布采购

R2025S 参数 Datasheet PDF下载

R2025S图片预览
型号: R2025S
PDF下载: 下载PDF文件 查看货源
内容描述: 高精度I2C总线实时时钟模块 [High precision I2C-Bus Real-Time Clock Module]
分类和应用: 时钟
文件页数/大小: 47 页 / 563 K
品牌: RICOH [ RICOH ELECTRONICS DEVICES DIVISION ]
 浏览型号R2025S的Datasheet PDF文件第39页浏览型号R2025S的Datasheet PDF文件第40页浏览型号R2025S的Datasheet PDF文件第41页浏览型号R2025S的Datasheet PDF文件第42页浏览型号R2025S的Datasheet PDF文件第43页浏览型号R2025S的Datasheet PDF文件第44页浏览型号R2025S的Datasheet PDF文件第46页浏览型号R2025S的Datasheet PDF文件第47页  
R2025S/D  
Interrupt Process  
(1) Periodic Interrupt  
*1) This step is intended to select the level mode as a  
waveform mode for the periodic interrupt function.  
*2) This step is intended to set the CTFG bit to 0 in  
the Control Register 2 to cancel an interrupt to the  
CPU.  
Set Periodic Interrupt  
Cycle Selection Bits  
*1)  
Generate Interrupt to CPU  
No  
Other Interrupt  
Processes  
CTFG=1?  
Yes  
Conduct  
Periodic Interrupt  
*2)  
Control Register 2  
(X1X1X011)  
(2) Alarm Interrupt  
WALE or DALE  
0
*1)  
*1) This step is intended to once disable the alarm  
interrupt circuit by setting the WALE or DALE bits to 0  
in anticipation of the coincidental occurrence of a  
match between current time and preset alarm time in  
the process of setting the alarm interrupt function.  
*2) This step is intended to enable the alarm interrupt  
function after completion of all alarm interrupt  
settings.  
Set Alarm Min., Hr., and  
Day-of-week Registers  
WALE or DALE  
1
*2)  
*3) This step is intended to once cancel the alarm  
interrupt function by writing the settings of "X,1,X,  
1,X,1,0,1" and "X,1,X,1,X,1,1,0" to the Alarm_W  
Registers and the Alarm_D Registers, respectively.  
Generate Interrupt to CPU  
No Other Interrupt  
Processes  
WAFG or DAFG=1?  
Yes  
Conduct Alarm Interrupt  
*3)  
Control Register 2  
(X1X1X101)  
45  
 复制成功!