欢迎访问ic37.com |
会员登录 免费注册
发布采购

RT6543B 参数 Datasheet PDF下载

RT6543B图片预览
型号: RT6543B
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 21 页 / 337 K
品牌: RICHTEK [ RICHTEK TECHNOLOGY CORPORATION ]
 浏览型号RT6543B的Datasheet PDF文件第1页浏览型号RT6543B的Datasheet PDF文件第2页浏览型号RT6543B的Datasheet PDF文件第4页浏览型号RT6543B的Datasheet PDF文件第5页浏览型号RT6543B的Datasheet PDF文件第6页浏览型号RT6543B的Datasheet PDF文件第7页浏览型号RT6543B的Datasheet PDF文件第8页浏览型号RT6543B的Datasheet PDF文件第9页  
RT6543A/B
Pin No.
Pin Name
Pin Function
Low-side gate driver output pin. Connect this pin to the gate of low-side
MOSFET. Notice, DO NOT connect the resistor RG_EXT between LGATE
and gate terminal of low-side MOSFET, otherwise it might cause undesired
shoot-through since the LGATE voltage is monitored for shoot-through
protection.
Power GND. AGND and PGND are connected with a short trace and at only
one point to reduce circulating currents.
Bias voltage for internal gate driver. The required bias voltage for PVCC is
5V typ. For avoiding noise disturbance, the supplied bias voltage must be
stable, Beside, a RC filter (R = 2.2/0603 and C = 1F/0603) from bias
voltage to PVCC pin is necessary which should be placed as close as
physically possible to PVCC pin.
Bias voltage for control logic. The required bias voltage for VCC is 5V typ.
For avoiding noise disturbance, the supplied bias voltage must be stable,
Beside, a RC filter (R = 2.2/0603 and C = 1F/0603) from bias voltage to
VCC pin is necessary which should be placed as close as physically
possible to VCC pin.
VCCIN_AUX VID control signal. Adjust AUX output voltage(0V, 1.1V, 1.65V
and 1.8V)
VCCIN_AUX VID control signal. Adjust AUX output voltage(0V, 1.1V, 1.65V
and 1.8V)
Enable control input. As voltage is lower than 0.3V, RT6543A/B is in
shutdown mode and all power rails are disabled. As RT6543A/B is higher
than 1V, RT6543A/B is woken up.
System voltage sense. Connect this pin to input voltage for UVLO monitor
and controller’s on-time setting. For avoiding any noise to disturb on-time
setting, a RC filter (R = 2.2/0603 and C = 0.1F/0603) is required from
input voltage to VSYS.
Exposed pad for package. Electrically isolated. Directly solder to the large
PGND plane and use thermal vias to connect PGND of other layers for
thermal resistor reduction
13
LGATE
14
PGND
15
PVCC
16
VCC
17
18
19
AUX_VID0
AUX_VID1
EN
20
VSYS
21 (Exposed pad)
GND
Copyright
©
2020 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS6543A/B-01 March 2020
www.richtek.com
3