欢迎访问ic37.com |
会员登录 免费注册
发布采购

RT3667BL 参数 Datasheet PDF下载

RT3667BL图片预览
型号: RT3667BL
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 43 页 / 558 K
品牌: RICHTEK [ RICHTEK TECHNOLOGY CORPORATION ]
 浏览型号RT3667BL的Datasheet PDF文件第1页浏览型号RT3667BL的Datasheet PDF文件第2页浏览型号RT3667BL的Datasheet PDF文件第3页浏览型号RT3667BL的Datasheet PDF文件第4页浏览型号RT3667BL的Datasheet PDF文件第6页浏览型号RT3667BL的Datasheet PDF文件第7页浏览型号RT3667BL的Datasheet PDF文件第8页浏览型号RT3667BL的Datasheet PDF文件第9页  
RT3667BL
Operation
MUX and ADC
The MUX supports the inputs from SET1, SET2, SET3,
OFS, OFSA, IMON, IMONA, VSEN, or VSENA. The ADC
converts these analog signals to digital codes for reporting
or performance adjustment.
SVI2 Interface
The SVI2 interface uses the SVC, SVD, and SVT pins to
communicate with CPU. The RT3667BL's performance and
behavior can be adjusted by commands sent by CPU or
platform.
UVLO
The UVLO detects the VCC pin voltages for under-voltage
lockout protection and power on reset operation.
Loop Control Protection Logic
Loop control protection logic detects EN and UVLO signals
to initiate soft-start function and control PGOOD,
PGOODA and OCP_L signals after soft-start is finished.
When dual OCP event occurs, the OCP_L pin voltage will
be pulled low.
DAC
The DAC receives VID codes from the SVI2 control logic
to generate an internal reference voltage (VSET/VSETA)
for controller.
Soft-Start and Slew-Rate Control
This block controls the slew rate of the internal reference
voltage when output voltage changes.
PWM CMPx
The PWM comparator compares COMP signal and current
feedback signal to generate a signal for TONGENx.
TONGEN/TONGENA
This block generates an on-time pulse which high interval
is based on the on-time setting and current balance.
Current Balance
Per-phase current is sensed and adjusted by adjusting
on-time of each phase to achieve current balance for each
phase.
OC/OV/UV/NV
VSEN/VSENA and output current are sensed for over-
current, over-voltage, under-voltage, and negative voltage
protection.
RSET/RSETA
The Ramp generator is designed to improve noise immunity
and reduce jitter.
Error Amp
Error amplifier generates COMP/COMPA signal by the
difference between VSET/VSETA and FB/FBA.
Offset cancellation
This block cancels the output offset voltage from voltage
ripple and current ripple to achieve accurate output voltage.
Copyright
©
2019 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS3667BL-00
September
2019
www.richtek.com
5