欢迎访问ic37.com |
会员登录 免费注册
发布采购

RT2910A 参数 Datasheet PDF下载

RT2910A图片预览
型号: RT2910A
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 20 页 / 1521 K
品牌: RICHTEK [ RICHTEK TECHNOLOGY CORPORATION ]
 浏览型号RT2910A的Datasheet PDF文件第1页浏览型号RT2910A的Datasheet PDF文件第2页浏览型号RT2910A的Datasheet PDF文件第4页浏览型号RT2910A的Datasheet PDF文件第5页浏览型号RT2910A的Datasheet PDF文件第6页浏览型号RT2910A的Datasheet PDF文件第7页浏览型号RT2910A的Datasheet PDF文件第8页浏览型号RT2910A的Datasheet PDF文件第9页  
RT2910A
Functional Pin Description
Pin No.
1
2
3
4
5, 6
7, 8
9
10
11
12
13
14
15
16
Pin Name
NFB
SFB
PGND
CS
LX
VIN
VB
FB
OUT
GATE
SNS
VHV
ENHV
TMR
Pin Function
Feedback voltage input. The feedback for inverting output threshold is 0.6V for
PWM inverting converter.
Secondary feedback voltage input. For adjusting POK threshold of Inverting.
NV
OUT
for PWM inverting converter.
Negative rail for driver and negative current sense input. Connected to GND.
Positive current sense input for PWM inverting converter.
Switch node for PWM inverting converter.
Power supply input for inverting PWM controller for PWM inverting converter.
Voltage level keeper. Connect a 0.1F ceramic capacitor to VIN.
Voltage regulation feedback input for HV switch driver.
Output voltage sense input for HV switch driver.
N-MOSFET gate drive output for HV switch driver.
HVIN current sense input for HV switch driver.
Positive supply voltage input for HV switch driver.
Enable control input for HV switch driver.
Fault timer setting for HV switch driver. Connect a 22nF at least ceramic
capacitor to GND. There is a 3ms sense blanking time after POK pull high.
Ground. The exposed PAD must be soldered to a large PCB and connected to
GND for maximum power dissipation.
Low dropout regulator output for PWM inverting converter. Connect a ceramic
capacitor from VL to GND. The capacitor value range from 0.47F to 1F.
Logic output. Active high when SFB voltage is lower than its threshold and FDLY
is higher than 1.25V. This pin can be used as HV swap controller enable control
for PWM inverting converter.
Delay set input for PWM inverting converter. There is an internal 10A from VL
after V
TMR
higher than 0.6V threshold. POK is low during FDLY charge time.
Connect a ceramic capacitor to GND for setting Fault delay time.
VIN detection set input. For PWM Inverting Converter.
Compensation node for error amplifier for PWM inverting converter.
Oscillator frequency setting for PWM inverting converter. Connect a resistor to
GND for adjusting switching frequency from 300kHz to 800kHz.
1.25V reference output. Bypass only with a 0.1F ceramic capacitor from VREF
to GND for PWM inverting converter.
17,
GND
25 (Exposed Pad)
18
19
VL
POK
20
21
22
23
24
FDLY
5VDET
COMP
RT
VREF
Copyright © 2017 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS2910A-00
August 2017
www.richtek.com
3