欢迎访问ic37.com |
会员登录 免费注册
发布采购

RF2051TR13 参数 Datasheet PDF下载

RF2051TR13图片预览
型号: RF2051TR13
PDF下载: 下载PDF文件 查看货源
内容描述: [HIGH PERFORMANCE WIDEBAND RF PLL/VCO WITH INTEGRATED RF MIXERS]
分类和应用: 电信电信集成电路
文件页数/大小: 39 页 / 1469 K
品牌: RFMD [ RF MICRO DEVICES ]
 浏览型号RF2051TR13的Datasheet PDF文件第18页浏览型号RF2051TR13的Datasheet PDF文件第19页浏览型号RF2051TR13的Datasheet PDF文件第20页浏览型号RF2051TR13的Datasheet PDF文件第21页浏览型号RF2051TR13的Datasheet PDF文件第23页浏览型号RF2051TR13的Datasheet PDF文件第24页浏览型号RF2051TR13的Datasheet PDF文件第25页浏览型号RF2051TR13的Datasheet PDF文件第26页  
RF2051  
Setting The Operating Frequency  
Setting the operating frequency of the device requires a number of registers to be programmed.  
Set operating  
frequencies  
3
When programming the operating frequency it is  
necessary to select the appropriate VCO and LODIV  
Program  
P1_VCOSEL,  
P2_VCOSEL,  
P1_LODIV and  
P2_LODIV  
values. The P1_VCOSEL and P1_LODIV bits are  
located in the PLL1x0 register and the corresponding  
P2 bits in the PLL2x0 register.  
If the LO frequency is above 2GHz the LO path current  
(CFG5) should be set to 0xC  
The integer part of the PLL division ratio is  
programmed into the PLL1x3 and PLL2x3 registers  
according to the required synthesizer path.  
Program  
P1_N, P2_N  
Program  
P1_NUM_MSB,  
P2_NUM_MSB  
The MSB of the fractional part of the synthesizer PLL  
divider value is programmed into the PLL1x1 and  
PLL2x1 registers.  
The LSB of the fractional part of the synthesizer PLL  
divider value is programmed into the PLL1x2 and  
PLL2x2 registers together with the CT_CAL bits if fast  
frequency switching is required.  
(Depending on required frequency resolution and  
coarse tune settings this may not be required.)  
Program  
P1_NUM_LSB,  
P2_NUM_LSB,  
P1_CT_DEF,  
P2_CT_DEF  
Frequency  
programmed  
4
A total of four registers must be programmed to set the device operating frequency for each path within the device. This will  
take 5.2us for each path at maximum clock speed.  
To change the frequency of the VCO it will be necessary to repeat these operations. However, if the frequency shift is small it  
may not be necessary to reprogram the VCOSEL and LODIV bits reducing the register writes to three per path.  
For an example on how to determine the integer and fractional parts of the synthesizer PLL division ratio please refer to the  
detailed description of the PLL on page 12.  
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical  
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.  
22 of 39  
DS140110  
 复制成功!