欢迎访问ic37.com |
会员登录 免费注册
发布采购

RF2051TR13 参数 Datasheet PDF下载

RF2051TR13图片预览
型号: RF2051TR13
PDF下载: 下载PDF文件 查看货源
内容描述: [HIGH PERFORMANCE WIDEBAND RF PLL/VCO WITH INTEGRATED RF MIXERS]
分类和应用: 电信电信集成电路
文件页数/大小: 39 页 / 1469 K
品牌: RFMD [ RF MICRO DEVICES ]
 浏览型号RF2051TR13的Datasheet PDF文件第9页浏览型号RF2051TR13的Datasheet PDF文件第10页浏览型号RF2051TR13的Datasheet PDF文件第11页浏览型号RF2051TR13的Datasheet PDF文件第12页浏览型号RF2051TR13的Datasheet PDF文件第14页浏览型号RF2051TR13的Datasheet PDF文件第15页浏览型号RF2051TR13的Datasheet PDF文件第16页浏览型号RF2051TR13的Datasheet PDF文件第17页  
RF2051  
Phase Detector and Charge Pump  
The chip provides a current output to drive an external loop filter. An on-chip operational amplifier can be used to design an  
active loop filter or a passive design can be implemented. The maximum charge pump output current is set by the value con-  
tained in the P1_CP_DEF/P2_CP_DEF field and CP_LO_I.  
In the default state (P1_CP_DEF/P2_CP_DEF=31 and CP_LO_I=0) the charge pump current (ICPset) is 120uA. If CP_LO_I is  
set to 1 this current is reduced to 30uA.  
The charge pump current can be altered by changing the value of P1_CP_DEF/P2_CP_DEF. The charge pump current is  
defined as:  
ICP= ICPset*CP_DEF / 31  
If automatic loop bandwidth correction is enabled the charge pump current is set by the calibration algorithm based upon the  
VCO gain. For more information on the VCO gain calibration, which is disabled by default, please refer to the RF205x Calibra-  
tion User Guide.  
The phase detector will operate with a maximum input frequency of 52MHz.  
Note that for high phase detector frequencies, the divider ratio decreases. For N<28 the FLL_FACT register needs to be  
changed to 00 from the default value of 01. This is to ensure correct VCO band selection.  
Loop Filter  
The PLL may be designed to use an active or a passive loop filter as required. The internal configuration of the chip is shown  
below. If the CFG1:LF_ACT bit is asserted high, the op-amp will be enabled. If the CFG1:LF_ACT bit is asserted low, the internal  
op-amp is disabled and a high impedance is presented to the LFILT1 pin. The RF205x Programming Tool software can assist  
with loop filter designs. Because the op-amp is used in an inverting configuration in active mode, when the passive loop filter  
mode is selected the phase-detector polarity should be inverted. For active mode, CFG1:PDP=1, for passive mode,  
CFG1:PDP=0.  
LF_ACT=TRUE  
+1.1V  
To VCO Tuning  
+
-
LFILT1  
LFILT2  
LFILT3  
The charge pump output voltage compliance range is typically +0.7V to +1.5V. For applications using a passive loop filter VCO  
coarse tuning must be performed regularly enough to ensure that the VCO tuning voltage falls within this compliance range at  
all temperatures. The active loop filter maintains the charge pump output voltage in the center of the compliance range, and  
the op-amp provides a wider VCO tuning voltage range, typical 0V to +2.4V.  
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical  
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.  
DS140110  
13 of 39  
 复制成功!