RF2051
lowed by a ‘1’ (to indicate a read operation), followed by a seven bit address. A 1.5 bit delay is introduced before the sixteen bit
data word representing the register content is presented to the receiver.
Note that since the serial bus does not require the presence of the crystal clock, it is necessary to insert an additional rising
clock edge before the ENX line is set low to ensure the address is read correctly.
Hardware Control
Three hardware control pins are provided: ENBL, MODE, and RESETB.
ENBL Pin
The ENBL pin has two functions: to enable the analog circuits in the chip and to trigger the VCO band selection as described in
the VCO section on page 11.
ENBL Pin
Low
REFSTBY Bit
XO and Bias Block
Analogue Block
Digital Block
0
1
0
1
Off
On
On
On
Off
Off
On
On
On
On
On
On
Low
High
High
As outlined in the VCO section the chip has a built-in automatic VCO band selection to tune the selected VCO to the desired fre-
quency. The band selection is initiated when the ENBL pin is taken high. Every time the frequency of the synthesizer is re-pro-
grammed, the ENBL has to be inserted high to initiate the automatic VCO band selection (VCO coarse tune).
ENBL
t1
MODE
t2
Parameter
Description
MODE setup time
MODE hold time
Time
>5ns
>5ns
t1
t2
RESETB Pin
The RESETB pin is a hardware reset control that will reset all digital circuits to their start-up state when asserted low. The
device includes a power-on-reset function, so this pin should not normally be required, in which case it should be connected to
the positive supply.
MODE Pin
The MODE pin controls which mixer(s) and PLL programming register bank is active. See the PLL and Mixer description sec-
tions for details.
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
18 of 39
DS140110