欢迎访问ic37.com |
会员登录 免费注册
发布采购

RF2051SR 参数 Datasheet PDF下载

RF2051SR图片预览
型号: RF2051SR
PDF下载: 下载PDF文件 查看货源
内容描述: [HIGH PERFORMANCE WIDEBAND RF PLL/VCO WITH INTEGRATED RF MIXERS]
分类和应用: 电信电信集成电路
文件页数/大小: 39 页 / 1469 K
品牌: RFMD [ RF MICRO DEVICES ]
 浏览型号RF2051SR的Datasheet PDF文件第7页浏览型号RF2051SR的Datasheet PDF文件第8页浏览型号RF2051SR的Datasheet PDF文件第9页浏览型号RF2051SR的Datasheet PDF文件第10页浏览型号RF2051SR的Datasheet PDF文件第12页浏览型号RF2051SR的Datasheet PDF文件第13页浏览型号RF2051SR的Datasheet PDF文件第14页浏览型号RF2051SR的Datasheet PDF文件第15页  
RF2051  
Detailed Description  
The RF2051 is a wideband RF frequency converter chip which includes a fractional-N phase-locked loop, a crystal oscillator cir-  
cuit, a low noise VCO core, a LO signal multiplexer, two buffer circuits and two RF mixers. Synthesizer programming, device con-  
figuration and control are achieved through a mixture of hardware and software controls. All on-chip registers are programmed  
through a simple three-wire serial interface.  
VCO  
The VCO core in the RF2051 consists of three VCOs which, in conjunction with the integrated 2/4 LO divider, cover the LO  
range from 300MHz to 2400MHz.  
VCO  
Tank Inductor  
Internal  
VCO Frequency Range  
1800MHz to 2400MHz  
1500MHz to 2100MHz  
1200MHz to 1600MHz*  
DIV 2  
DIV 4  
900MHz to 1200MHz  
750MHz to 1050MHz  
600MHz to 800MHz  
450MHz to 600MHz  
375MHz to 525MHz  
300MHz to 400MHz  
1
2
3
Internal  
External  
*The frequency of VCO3 is set by external inductors and can be varied by the user.  
VCO 1, 2, and 3 are selected using the PLL1x0:P1_VCOSEL and PLL2x0:P2_VCOSEL control words. Each VCO has 128 overlap-  
ping bands to achieve an acceptable VCO gain (20MHz/V nom) and hence a good phase noise performance across the whole  
tuning range. The chip automatically selects the correct VCO band ("VCO coarse tuning") to generate the desired LO frequency  
based on the values programmed into the PLL1 and PLL2 registers banks. For information on how to program the desired LO  
frequency into the PLL1 and PLL2 banks refer to page 12.  
The automatic VCO band selection is triggered every time the ENBL pin is taken high. Once the band has been selected the PLL  
will lock onto the correct frequency. During the band selection process fixed capacitance elements are progressively connected  
to the VCO resonant circuit until the VCO is oscillating at approximately the correct frequency. The output of this band selection  
is made available in the RB1:CT_CAL read-back register. A value of 127 or 0 in this register indicates that the selection was  
unsuccessful, this is usually due to the wrong VCO being selected so the user is trying to program a frequency that is outside of  
the VCO operating range. A value between 1 and 126 indicates a successful calibration, the actual value being dependent on  
the desired frequency as well as process variation for a particular device. The band selection takes approximately 1500 cycles  
of the phase detector clock (about 50us with a 26MHz clock). The band select process will center the VCO tuning voltage at  
about 1.2V, compensating for manufacturing tolerances and process variation as well as environmental factors including tem-  
perature. For applications where the synthesizer is always on and the LO frequency is fixed, the synthesizer will maintain lock  
over a +/-60°C temperature range. However it is recommended to re-initiate an automatic band selection for every 30 degrees  
change in temperature in order to maintain optimal synthesizer performance. This assumes an active loop filter. If start-up  
time is a critical parameter, and the user is always programming the same frequency for the PLL, the calibration result may be  
read back from the RB1:CT_CAL register, and written to the PLL1x2:P1_CT_DEF or PLL2x2:P2_CT_DEF registers (depending on  
desired PLL register bank). The calibration function must then be disabled by setting the PLL1x0:P1_CT_EN and/or  
PLL2x0:P2_CT_EN control words to 0. For further information please refer to the RF205x Calibration User Guide.  
When operating using VCO1 for frequencies above 2.2GHz, it is recommended to change the coarse tuning voltage setting,  
PLL1x5:P1_CT_V and PLL2x5:P2_CT_V, from the default value of 16 down to 12.  
The LO divide ratio is set by the PLL1x0:P1_LODIV and PLL2x0:P2_LODIV control words.  
The LO is routed to mixer1, mixer2, or both depending on the state of the MODE pin and the value of CFG1:FULLD.  
The current in the VCO core can be programmed using the PLL1x3:P1_VCOI or PLL2x3:P2_VCOI control words. This allows opti-  
mization of VCO performance for a particular frequency. For applications where the required LO frequency is above 2GHz it is  
recommended that the LO buffer current be increased by setting CFG5:LO1_I and CFG5:LO2_I to 1100 (hex value C).  
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical  
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.  
DS140110  
11 of 39  
 复制成功!