欢迎访问ic37.com |
会员登录 免费注册
发布采购

R5F21134DFP 参数 Datasheet PDF下载

R5F21134DFP图片预览
型号: R5F21134DFP
PDF下载: 下载PDF文件 查看货源
内容描述: 16位单片机M16C族/ R8C / Tiny系列 [16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY/R8C/Tiny SERIES]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 224 页 / 2076 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号R5F21134DFP的Datasheet PDF文件第60页浏览型号R5F21134DFP的Datasheet PDF文件第61页浏览型号R5F21134DFP的Datasheet PDF文件第62页浏览型号R5F21134DFP的Datasheet PDF文件第63页浏览型号R5F21134DFP的Datasheet PDF文件第65页浏览型号R5F21134DFP的Datasheet PDF文件第66页浏览型号R5F21134DFP的Datasheet PDF文件第67页浏览型号R5F21134DFP的Datasheet PDF文件第68页  
R8C/13 Group  
10.1 Interrupt Overview  
Interrupt control register(2)  
Symbol  
KUPIC  
ADIC  
CMP1IC  
S0TIC, S1TIC  
S0RIC, S1RIC  
INT2IC  
TXIC  
TYIC  
TZIC  
INT1IC  
INT3IC  
TCIC  
Address  
004D16  
004E16  
After reset  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
XXXXX000  
2
2
2
2
2
2
2
2
2
2
2
2
2
005016  
005116, 005316  
005216, 005416  
005516  
005616  
005716  
005816  
005916  
005A16  
005B16  
b7 b6 b5 b4 b3 b2 b1 b0  
CMP0IC  
005C16  
RW  
RW  
Bit symbol  
ILVL0  
Bit name  
Function  
Interrupt priority level  
select bit  
b2 b1 b0  
0 0 0 : Level 0 (interrupt disabled)  
0 0 1 : Level 1  
0 1 0 : Level 2  
0 1 1 : Level 3  
ILVL1  
RW  
1 0 0 : Level 4  
1 0 1 : Level 5  
1 1 0 : Level 6  
1 1 1 : Level 7  
ILVL2  
IR  
RW  
0 : Interrupt not requested  
1 : Interrupt requested  
Interrupt request bit  
Nothing is assigned.  
RW(1)  
When write, set to 0. When read, its content is indeterminate.  
(b7-b4)  
b7 b6 b5 b4 b3 b2 b1 b0  
Symbol  
INT0IC  
Address  
005D16  
After reset  
XX00X000  
0
2
Bit symbol  
ILVL0  
Bit name  
Interrupt priority level  
select bit  
Function  
RW  
RW  
b2 b1 b0  
0 0 0 : Level 0 (interrupt disabled)  
0 0 1 : Level 1  
0 1 0 : Level 2  
0 1 1 : Level 3  
1 0 0 : Level 4  
1 0 1 : Level 5  
1 1 0 : Level 6  
1 1 1 : Level 7  
ILVL1  
ILVL2  
RW  
RW  
IR  
Interrupt request bit  
Polarity select bit(3, 4)  
0: Interrupt not requested  
1: Interrupt requested  
RW(1)  
POL  
0 : Selects falling edge  
1 : Selects rising edge  
RW  
RW  
Reserved bit  
Must always be set to 0”  
(b5)  
Nothing is assigned.  
When write, set to 0. When read, its content is indeterminate.  
(b7-b6)  
NOTES:  
1. Only "0" can be written to the IR bit. (Do not write "1").  
2. To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register.  
Refer to the paragraph 19.2.6 Changing Interrupt Control Registers.  
3. If the INTOPL bit in the INTEN register is set to 1(both edges), set the POL bit to "0 " (selecting falling edge).  
4. The IR bit may be set to 1(interrupt requested) when the POL bit is rewritten. Refer to the paragraph 19.2.5  
Changing Interrupt Factor.  
Figure 10.3 Interrupt Control Registers  
Rev.1.20 Jan 27, 2006 page 53 of 205  
REJ09B0111-0120  
 复制成功!