欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37905F8CSP 参数 Datasheet PDF下载

M37905F8CSP图片预览
型号: M37905F8CSP
PDF下载: 下载PDF文件 查看货源
内容描述: 16位微机的CMOS [16-BIT CMOS MICROCOMPUTER]
分类和应用: 微控制器和处理器外围集成电路光电二极管计算机时钟
文件页数/大小: 35 页 / 489 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37905F8CSP的Datasheet PDF文件第26页浏览型号M37905F8CSP的Datasheet PDF文件第27页浏览型号M37905F8CSP的Datasheet PDF文件第28页浏览型号M37905F8CSP的Datasheet PDF文件第29页浏览型号M37905F8CSP的Datasheet PDF文件第31页浏览型号M37905F8CSP的Datasheet PDF文件第32页浏览型号M37905F8CSP的Datasheet PDF文件第33页浏览型号M37905F8CSP的Datasheet PDF文件第34页  
MITSUBISHI MICROCOMPUTERS  
M37905F8CFP, M37905F8CSP  
16-BIT CMOS MICROCOMPUTER  
Timer B input (Count input in event counter mode)  
Limits  
Unit  
Symbol  
Parameter  
Min.  
80  
Max.  
tc(TB)  
TBiIN input cycle time (one edge count)  
ns  
ns  
ns  
ns  
ns  
ns  
tw(TBH)  
tw(TBL)  
tc(TB)  
TBiIN input high-level pulse width (one edge count)  
TBiIN input low-level pulse width (one edge count)  
TBiIN input cycle time (both edge count)  
40  
40  
160  
80  
tw(TBH)  
tw(TBL)  
TBiIN input high-level pulse width (both edge count)  
TBiIN input low-level pulse width (both edge count)  
80  
Timer B input (Pulse period measurement mode)  
Symbol Parameter  
Limits  
Unit  
ns  
Min.  
16 × 109  
f(fsys)  
8 × 109  
f(fsys)  
8 × 109  
f(fsys)  
Max.  
tc(TB)  
TBiIN input cycle time  
f(fsys) 20 MHz  
f(fsys) 20 MHz  
f(fsys) 20 MHz  
(800)  
tw(TBH)  
tw(TBL)  
TBiIN input high-level pulse width  
TBiIN input low-level pulse width  
(400)  
(400)  
ns  
ns  
Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width  
respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) 20 MHz.  
Timer B input (Pulse width measurement mode)  
Limits  
Symbol  
Parameter  
Unit  
ns  
Min.  
16 × 109  
f(fsys)  
8 × 109  
f(fsys)  
8 × 109  
f(fsys)  
Max.  
tc(TB)  
TBiIN input cycle time  
f(fsys) 20 MHz  
f(fsys) 20 MHz  
f(fsys) 20 MHz  
(800)  
(400)  
(400)  
tw(TBH)  
tw(TBL)  
TBiIN input high-level pulse width  
TBiIN input low-level pulse width  
ns  
ns  
Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width  
respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) 20 MHz.  
Serial I/O  
Limits  
Symbol  
Parameter  
Unit  
Min.  
200  
100  
100  
Max.  
80  
tc(CK)  
CLKi input cycle time  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tw(CKH)  
tw(CKL)  
td(C-Q)  
th(C-Q)  
tsu(D-C)  
th(C-D)  
CLKi input high-level pulse width  
CLKi input low-level pulse width  
TXDi output delay time  
TXDi hold time  
0
20  
90  
RXDi input setup time  
RXDi input hold time  
29  
 复制成功!