欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37274EFSP 参数 Datasheet PDF下载

M37274EFSP图片预览
型号: M37274EFSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS单片机结合闭合字幕解码器和屏幕显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 解码器显示控制器微控制器和处理器外围集成电路光电二极管瞄准线计算机可编程只读存储器时钟
文件页数/大小: 148 页 / 1926 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37274EFSP的Datasheet PDF文件第46页浏览型号M37274EFSP的Datasheet PDF文件第47页浏览型号M37274EFSP的Datasheet PDF文件第48页浏览型号M37274EFSP的Datasheet PDF文件第49页浏览型号M37274EFSP的Datasheet PDF文件第51页浏览型号M37274EFSP的Datasheet PDF文件第52页浏览型号M37274EFSP的Datasheet PDF文件第53页浏览型号M37274EFSP的Datasheet PDF文件第54页  
MITSUBISHI MICROCOMPUTERS  
M37274EFSP  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER  
Clock Run-in Register 3  
b7 b6 b5 b4 b3 b2 b1 b0  
Clock run-in register 3 (CR3) [Address 020916  
]
B
Name  
Functions  
After reset  
0
R
R
W
W
0
to  
3
Clock run-in count value of  
sub-data slice line (CR30  
to CR33)  
0: Data is not latched yet Indeterminate  
1: Data is latched  
R
4
Data latch completion flag  
for caption data in sub-  
data slice line (CR34)  
W
W
W
5
6
0: Main data slice line  
1: Sub- data slice line  
Indeterminate  
R
R
Data slice line selection bit  
for interrupt request  
(CR35)  
Interrupt mode selection bit  
(CR36)  
0: Interrupt occurs at end Indeterminate  
of data slice line  
1: Interrupt occurs at  
completion of caption  
data latch  
7
Indeterminate  
R
Nothing is assigned. This bit is a write disable bit.  
When this bit is read out, the value is “0.”  
Fig. 45. Clock Run-in Register 3  
Horizontal  
synchronous  
signal  
Start bit data +  
16-bit data  
Clock run-in  
Composite  
video signal  
Window  
When the count value  
in the window is 4 to 6,  
this is determined as a  
clock run-in.  
Time to be set in the  
window register  
Time to be set in  
the start bit position  
register  
Fig. 46. Window Setting  
Clock Run-in Detect Register i  
b7 b6 b5 b4 b3 b2 b1 b0  
Clock run-in detect register i (CRDi) (i=1, 3) [Addresses 00E816, 020816  
]
R
R
W
W
B
Name  
Test bits  
Functions  
Read-only  
After reset  
0
0
to  
2
3
to  
7
0
R
Clock run-in detection bits  
(CRDi3 to CRDi7)  
Number of reference clock s  
to be counted one clock run-  
in pulse period  
Fig. 47. Clock Run-in Detect Registers 1 and 3  
49  
 复制成功!