欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37274EFSP 参数 Datasheet PDF下载

M37274EFSP图片预览
型号: M37274EFSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS单片机结合闭合字幕解码器和屏幕显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 解码器显示控制器微控制器和处理器外围集成电路光电二极管瞄准线计算机可编程只读存储器时钟
文件页数/大小: 148 页 / 1926 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37274EFSP的Datasheet PDF文件第42页浏览型号M37274EFSP的Datasheet PDF文件第43页浏览型号M37274EFSP的Datasheet PDF文件第44页浏览型号M37274EFSP的Datasheet PDF文件第45页浏览型号M37274EFSP的Datasheet PDF文件第47页浏览型号M37274EFSP的Datasheet PDF文件第48页浏览型号M37274EFSP的Datasheet PDF文件第49页浏览型号M37274EFSP的Datasheet PDF文件第50页  
MITSUBISHI MICROCOMPUTERS  
M37274EFSP  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER  
(7) Start Bit Detecting Circuit  
This circuit detects a start bit at line decided in the data slice line  
specification circuit. For start bit detection, it is possible to select one  
of the following two types by using bit 1 of clock run-in register 2  
(address 00E716).  
1
After the lapse of the time corresponding to the set value of the  
start bit position register (address 00E116), the first rising of the  
composite video signal is detected as a start bit.  
The time is set in bits 0 to 6 of the start bit position register (address  
00E116) (refer to Figure 40). Set a value fit for the following  
conditions.  
Figure 40 shows the structure of the start bit position register.  
Time from the falling of the horizontal  
synchronizing signal to the last rising  
of the clock run-in  
4 set value of the start bit position  
register reference clock period  
Time from the faling of the horizontal  
synchronous signal to occurrence of  
the start bit  
<
<
Start Bit Position Register  
b7 b6 b5 b4 b3 b2 b1 b0  
Start bit position register (SP) [Address 00E116  
]
R
R
W
W
B
Name  
Functions  
After reset  
0
0
to  
6
Start bit generating time  
(SP0 to SP6)  
Time from a falling of the horizontal  
synchronous signal to occurrence  
of a start bit =  
4 set value (“0016” to “7F16”) ✕  
reference clock period  
7
0
R
W
DSC1 bit 7 control bit  
(SP7)  
0 : Generation of 16 pulses  
1 : Generation of 16 pulses and  
detection of clock run-in  
pulse (4 to 6 pulses)  
Fig. 40. Start Bit Position Register  
45  
 复制成功!