OVERVIEW
1.1 Outline of the 32180 Group
1
1.1 Outline of the 32180 Group
The 32180 group (hereafter simply the 32180) belongs to the M32R/ECU series in the M32R family of
Mitsubishi microcomputers. For details about the current development status of the 32180, please contact
your nearest office of Mitsubishi or its distributor.
Table 1.1.1 Product List
Type Name
ROM Size
1 Mbyte
1 Mbyte
RAM Size
48 Kbytes
48 Kbytes
Package Type
Operating Ambient Temperature
–40°C to 125°C (@64 MHz)
–40°C to 85°C (@80 MHz)
M32180F8VFP
M32180F8TFP
240-pin QFP: 240P6Y-A (0.5 mm pitch)
240-pin QFP: 240P6Y-A (0.5 mm pitch)
1.1.1 M32R Family CPU Core with Built-in FPU (M32R-FPU)
(1) Based on a RISC architecture
• The 32180 is a group of 32-bit RISC single-chip microcomputers. The M32R-FPU in this group of
microcomputers incorporates a fully IEEE 754-compliant, single-precision FPU in order to materialize
the common instruction set and the high-precision arithmetic operation of the M32R CPU. The 32180
products listed in the above table are built around the M32R-FPU and incorporates flash memory,
RAM and various peripheral functions, all integrated into a single chip.
• The M32R-FPU is constructed based on a RISC architecture. Memory is accessed using load/store
instructions, and various arithmetic/logic operations are executed using register-to-register operation
instructions.
• The internally has sixteen 32-bit general-purpose registers. The instruction set consists of 100 dis-
crete instructions in total (83 instructions common to the M32R family plus 17 FPU and extended
instructions). These instructions are either 16 bits or 32 bits long.
• In addition to the ordinary load/store instructions, the M32R-FPU supports compound instructions
such as Load & Address Update and Store & Address Update. These instructions help to speed up
data transfers.
(2) Five-stage pipelined processing
• The M32R-FPU supports five-stage pipelined instruction processing consisting of Instruction Fetch,
Decode, Execute, Memory Access and Write Back (processed in six stages when performing float-
ing-point arithmetic). Not just load/store instructions and register-to-register operation instructions,
but also floating-point arithmetic instructions and compound instructions such as Load & Address
Update and Store & Address Update are executed in one CPUCLK period (which is equivalent to 12.5
ns when f(CPUCLK) = 80 MHz).
• Although instructions are supplied to the execution stage in the order in which they were fetched, it is
possible that if the load/store instruction supplied first is extended by wait cycles inserted in memory
access, the subsequent register-to-register operation instruction will be executed before that instruc-
tion. Using such a facility, which is known as the “out-of-order-completion” mechanism, the M32R-
FPU is able to control instruction execution without wasting clock cycles.
(3) Compact instruction code
• The M32R-FPU supports two instruction formats: one 16 bits long, and one 32 bits long. Use of the
16-bit instruction format especially helps to suppress the code size of a program.
• Moreover, the availability of 32-bit instructions makes programming easier and provides higher per-
formance at the same clock speed than in architectures where the address space is segmented. For
example, some 32-bit instructions allow control to jump to an address 32 Mbytes forward or backward
from the currently executed address in one instruction, making programming easy.
32180 Group User’s Manual (Rev.1.0)
1-2
RENESAS [ RENESAS TECHNOLOGY CORP ]
