M32C/87 Group (M32C/87, M32C/87A, M32C/87B)
1. Overview
( note 6)
( note 6)
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
D7 / AN0_7 / P0_7
D6 / AN0_6 / P0_6
D5 / AN0_5 / P0_5
D4 / AN0_4 / P0_4
D3 / AN0_3 / P0_3
D2 / AN0_2 / P0_2
D1 / AN0_1 / P0_1
D0 / AN0_0 / P0_0
P4_4 / CS3 / A20
P4_5 / CS2 / A21
P4_6 / CS1 / A22
P4_7 / CS0 / A23
P5_0 / WRL / WR
P5_1 / WRH / BHE
P5_2 / RD
P5_3 / CLKOUT / BCLK / ALE
P5_4 / HLDA / ALE
P5_5 / HOLD
P5_6 / ALE
P5_7 / RDY
P6_0 / RTP0_1 / CTS0 / RTS0 / SS0
P6_1 / RTP0_1 / CLK0
P6_2 / RXD0 / SCL0 / STXD0 / IrDAIN
P6_3 / TXD0 / SDA0 / SRXD0 / IrDAOUT
P6_4 / CTS1 / RTS1 / SS1 / OUTC2_1 / ISCLK2
P6_5 / CLK1
<VCC2>
M32C/87 Group
(M32C/87,M32C/87A,M32C/87B)
AN_7 / RTP3_3 / KI3 / P10_7
AN_6 / RTP3_2 / KI2 / P10_6
AN_5 / RTP3_1 / KI1 / P10_5
AN_4 / RTP3_0 / KI0 / P10_4
AN_3 / RTP1_3 / P10_3
AN_2 / RTP1_2 / P10_2
AN_1 / RTP1_1 / P10_1
AVSS
PRQP0100JB-A
(100P6S-A)
(top view)
AN_0 / RTP1_0 / P10_0
VREF
AVCC
P6_6 / RXD1 / SCL1 / STXD1
P6_7 /TXD1 / SDA1 / SRXD1
<VCC1>
ADTRG / STXD4 / SCL4 / RXD4 / P9_7
( note 5)
NOTES:
1. P7_1 / TA0IN / TB5IN / RTP0_3 / RXD2 / SCL2 / STXD2 / INPC1_7 / OUTC1_7 / OUTC2_2 / ISRXD2 / IEIN
2. P7_0 / TA0OUT / RTP0_2 / TXD2 / SDA2 / SRXD2 / INPC1_6 / OUTC1_6 / OUTC2_0 / ISTXD2 / IEOUT
3. P7_0 and P7_1 are N-channel open drain output ports.
4. The CAN pins cannot be used in M32C/87B. Only CAN0 pins can be used in M32C/87A.
5. Refer to Package Dimensions for the pin1 position on the package.
6. Pin names in brackets [ ] represent a single functional signal. They should not be considered as two separate functional signals.
Figure 1.4
Pin Assignment for 100-Pin Package
REJ03B0127-0151 Rev.1.51 Jul 31, 2008
Page 14 of 85