M32C/83 Group (M32C/83, M32C/83T)
VCC=5V
Switching Characteristics
o
(VCC = 4.2 to 5.5V, VSS = 0V at Topr = –20 to 85 C unless otherwise specified)
Table 5.21 Memory Expansion Mode and Microprocessor Mode
(With a Wait State, Accessing an External Memory)
Standard
Measurement
Condition
Symbol
Parameter
Unit
Min
Max
18
td(BCLK-AD)
Address Output Delay Time
ns
ns
th(BCLK-AD)
Address Output Hold Time (BCLK standard)
-3
0
th(RD-AD)
Address Output Hold Time (RD standard)
Address Output Hold Time (WR standard)
Chip-select Signal Output Delay Time
Chip-select Signal Output Hold Time (BCLK standard)
Chip-select Signal Output Hold Time (RD standard)
Chip-select Signal Output Hold Time (WR standard)
ALE Signal Output Delay Time
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
th(WR-AD)
(Note 1)
td(BCLK-CS)
th(BCLK-CS)
th(RD-CS)
18
-3
0
th(WR-CS)
See Figure 5.1 (Note 1)
td(BCLK-ALE)
th(BCLK-ALE)
td(BCLK-RD)
th(BCLK-RD)
td(BCLK-WR)
18
18
18
ALE Signal Output Hold Time
-2
-5
RD Signal Output Delay Time
RD Signal Output Hold Time
WR Signal Output Delay Time
th(BCLK-WR) WR Signal Output Hold Time
-3
td(DB-WR)
th(WR-DB)
tw(WR)
Data Output Delay Time (WR standard)
(Note 1)
(Note 1)
(Note 1)
Data Output Hold Time (WR standard)
WR Output Width
NOTES:
1. Values can be obtained from the following equations, according to BCLK frequency.
109 X n
[ns] (n=1 with 1 wait state, n=2 with 2 wait states
and n=3 with 3 wait states)
td(DB – WR)
th(WR – DB)
th(WR – AD)
th(WR – CS)
=
=
=
=
– 20
f(BCLK)
10 9
– 10
[ns]
[ns]
[ns]
f
(BCLK) X 2
10 9
– 10
– 10
f
(BCLK) X 2
10 9
f(BCLK) X 2
109 X n
[ns] (n=1 with 1 wait state, n=3 with 2 wait states
and n=5 with 3 wait states)
t
w( WR) =
– 15
f
(BCLK) X 2
Page 52
Rev. 1.41 Jan.31, 2006
REJ03B0013-0141
of 91
RENESAS [ RENESAS TECHNOLOGY CORP ]
