欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD64F3337YF16 参数 Datasheet PDF下载

HD64F3337YF16图片预览
型号: HD64F3337YF16
PDF下载: 下载PDF文件 查看货源
内容描述: 单片机 [Single-Chip Microcomputer]
分类和应用: 微控制器和处理器外围集成电路
文件页数/大小: 747 页 / 2993 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD64F3337YF16的Datasheet PDF文件第384页浏览型号HD64F3337YF16的Datasheet PDF文件第385页浏览型号HD64F3337YF16的Datasheet PDF文件第386页浏览型号HD64F3337YF16的Datasheet PDF文件第387页浏览型号HD64F3337YF16的Datasheet PDF文件第389页浏览型号HD64F3337YF16的Datasheet PDF文件第390页浏览型号HD64F3337YF16的Datasheet PDF文件第391页浏览型号HD64F3337YF16的Datasheet PDF文件第392页  
16.3  
Operation  
The D/A converter module has two built-in D/A converter circuits that can operate independently.  
D/A conversion is performed continuously whenever enabled by the D/A control register. When a  
new value is written in DADR0 or DADR1, conversion of the new value begins immediately. The  
converted result is output by setting the DAOE0 or DAOE1 bit to 1.  
An example of conversion on channel 0 is given next. Figure 16.2 shows the timing.  
1. Software writes the data to be converted in DADR0.  
2. D/A conversion begins when the DAOE0 bit in DACR is set to 1. After a conversion delay,  
analog output appears at the DA0 pin. The output value is AVCC × (DADR0 value)/256.  
This output continues until a new value is written in DADR0 or the DAOE0 bit is cleared to 0.  
3. If a new value is written in DADR0, conversion begins immediately. Output of the converted  
result begins after the conversion delay time.  
4. When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.  
DADR0  
write cycle  
DACR  
write cycle  
DADR0  
write cycle  
DACR  
write cycle  
ø
Address  
DADR0  
Conversion data (1)  
Conversion data (2)  
DAOE0  
DA0  
Conversion result (2)  
Conversion result (1)  
High-impedance state  
tDCONV  
tDCONV  
tDCONV: D/A conversion time  
Figure 16.2 D/A Conversion (Example)  
358  
 复制成功!