9.6.3
Contention between TCOR Write and Compare-Match
If a compare-match occurs during the T3 state of a write cycle to TCOR, the write takes priority
and the compare-match signal is inhibited.
Figure 9.12 shows this type of contention.
Write cycle: CPU writes to TCOR
T1
T2
T3
ø
Internal address bus
TCOR address
Internal write signal
TCNT
N
N
N + 1
TCOR
M
TCOR write data
Compare-match
A or B signal
Inhibited
Figure 9.12 Contention between TCOR Write and Compare-Match
209