欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第275页浏览型号HD6417709SF133B的Datasheet PDF文件第276页浏览型号HD6417709SF133B的Datasheet PDF文件第277页浏览型号HD6417709SF133B的Datasheet PDF文件第278页浏览型号HD6417709SF133B的Datasheet PDF文件第280页浏览型号HD6417709SF133B的Datasheet PDF文件第281页浏览型号HD6417709SF133B的Datasheet PDF文件第282页浏览型号HD6417709SF133B的Datasheet PDF文件第283页  
IC Memory Card Interface  
Pin Signal I/O Function  
I/O Card Interface  
I/O Function  
Signal  
SH7709S Pin  
61 REG  
62 BVD2  
63 BVD1  
I
Attribute memory  
space select  
REG  
I
Attribute memory  
space select  
O
O
Battery voltage  
detection  
SPKR  
O
O
Digital voice signal —  
Battery voltage  
detection  
STSCHG  
Card state  
change  
64 D8  
I/O Data  
I/O Data  
I/O Data  
D8  
I/O Data  
I/O Data  
I/O Data  
D8  
D9  
D10  
65 D9  
D9  
66 D10  
67 CD2  
68 GND  
D10  
CD2  
GND  
O
Card detection  
Ground  
O
Card detection  
Ground  
10.2  
BSC Registers  
10.2.1 Bus Control Register 1 (BCR1)  
Bus control register 1 (BCR1) is a 16-bit readable/writable register that sets the functions and bus  
cycle state for each area. It is initialized to H'0000 by a power-on reset, but is not initialized by a  
manual reset or in standby mode. Do not access external memory outside area 0 until BCR1  
register initialization is complete.  
Bit:  
15  
PULA  
0
14  
13  
12  
11  
10  
9
8
PULD HIZMEM HIZCNT ENDIAN A0BST1 A0BST0 A5BST1  
*
Initial value:  
R/W:  
0
0
0
0/1  
R
0
0
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
Bit:  
7
6
5
4
3
2
1
0
A5BST0 A6BST1 A6BST0 DRAM DRAM DRAM A5 PCM A6 PCM  
TP2  
TP1  
TP0  
Initial value:  
R/W:  
0
0
0
0
0
0
0
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
Note: * Samples the value of the external pin (MD5) designating the endian in a power-on reset.  
Rev. 5.00, 09/03, page 235 of 760  
 复制成功!