欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第17页浏览型号HD6417709SF133B的Datasheet PDF文件第18页浏览型号HD6417709SF133B的Datasheet PDF文件第19页浏览型号HD6417709SF133B的Datasheet PDF文件第20页浏览型号HD6417709SF133B的Datasheet PDF文件第22页浏览型号HD6417709SF133B的Datasheet PDF文件第23页浏览型号HD6417709SF133B的Datasheet PDF文件第24页浏览型号HD6417709SF133B的Datasheet PDF文件第25页  
8.4.1 Transition to Standby Mode................................................................................. 188  
8.4.2 Canceling Standby Mode ..................................................................................... 189  
8.4.3 Clock Pause Function........................................................................................... 190  
8.5 Module Standby Function ................................................................................................. 191  
8.5.1 Transition to Module Standby Function............................................................... 191  
8.5.2 Clearing Module Standby Function...................................................................... 191  
8.6 Timing of STATUS Pin Changes...................................................................................... 192  
8.6.1 Timing for Resets................................................................................................. 192  
8.6.2 Timing for Canceling Standby ............................................................................. 194  
8.6.3 Timing for Canceling Sleep Mode ....................................................................... 196  
8.7 Hardware Standby Mode................................................................................................... 199  
8.7.1 Transition to Hardware Standby Mode ................................................................ 199  
8.7.2 Canceling Hardware Standby Mode..................................................................... 199  
8.7.3 Hardware Standby Mode Timing ......................................................................... 200  
Section 9 On-Chip Oscillation Circuits......................................................................... 203  
9.1 Overview........................................................................................................................... 203  
9.1.1 Features ................................................................................................................ 203  
9.2 Overview of CPG .............................................................................................................. 204  
9.2.1 CPG Block Diagram............................................................................................. 204  
9.2.2 CPG Pin Configuration ........................................................................................ 206  
9.2.3 CPG Register Configuration................................................................................. 206  
9.3 Clock Operating Modes..................................................................................................... 207  
9.4 Register Descriptions......................................................................................................... 211  
9.4.1 Frequency Control Register (FRQCR)................................................................. 211  
9.5 Changing the Frequency.................................................................................................... 213  
9.5.1 Changing the Multiplication Rate ........................................................................ 213  
9.5.2 Changing the Division Ratio ................................................................................ 213  
9.6 Overview of WDT............................................................................................................. 214  
9.6.1 Block Diagram of WDT....................................................................................... 214  
9.6.2 Register Configuration ......................................................................................... 214  
9.7 WDT Registers.................................................................................................................. 215  
9.7.1 Watchdog Timer Counter (WTCNT) ................................................................... 215  
9.7.2 Watchdog Timer Control/Status Register (WTCSR) ........................................... 215  
9.7.3 Notes on Register Access ..................................................................................... 217  
9.8 Using the WDT ................................................................................................................. 218  
9.8.1 Canceling Standby................................................................................................ 218  
9.8.2 Changing the Frequency....................................................................................... 218  
9.8.3 Using Watchdog Timer Mode.............................................................................. 219  
9.8.4 Using Interval Timer Mode.................................................................................. 219  
9.9 Notes on Board Design...................................................................................................... 220  
Rev. 5.00, 09/03, page xxi of xliv  
 复制成功!