欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第52页浏览型号HD6417750SBP200的Datasheet PDF文件第53页浏览型号HD6417750SBP200的Datasheet PDF文件第54页浏览型号HD6417750SBP200的Datasheet PDF文件第55页浏览型号HD6417750SBP200的Datasheet PDF文件第57页浏览型号HD6417750SBP200的Datasheet PDF文件第58页浏览型号HD6417750SBP200的Datasheet PDF文件第59页浏览型号HD6417750SBP200的Datasheet PDF文件第60页  
Table 1.1 SH7750 Series Features (cont)  
Item  
Features  
Clock pulse  
Choice of main clock:  
generator (CPG)  
SH7750, SH7750S: 1/2, 1, 3, or 6 times EXTAL  
SH7750R: 1, 6, or 12 times EXTAL  
Clock modes:  
CPU frequency: 1, 1/2, 1/3, 1/4, 1/6, or 1/8 times main clock  
Bus frequency: 1/2, 1/3, 1/4, 1/6, or 1/8 times main clock  
Peripheral frequency: 1/2, 1/3, 1/4, 1/6, or 1/8 times main clock  
Note: Maximum frequency varies with models.  
Power-down modes  
Sleep mode  
Standby mode  
Module standby function  
Single-channel watchdog timer  
Memory  
management  
unit (MMU)  
4-Gbyte address space, 256 address space identifiers (8-bit ASIDs)  
Single virtual mode and multiple virtual memory mode  
Supports multiple page sizes: 1 kbyte, 4 kbytes, 64 kbytes, 1 Mbyte  
4-entry fully-associative TLB for instructions  
64-entry fully-associative TLB for instructions and operands  
Supports software-controlled replacement and random-counter  
replacement algorithm  
TLB contents can be accessed directly by address mapping  
Rev. 6.0, 07/02, page 4 of 986  
 复制成功!