欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第105页浏览型号HD6417750SBP200的Datasheet PDF文件第106页浏览型号HD6417750SBP200的Datasheet PDF文件第107页浏览型号HD6417750SBP200的Datasheet PDF文件第108页浏览型号HD6417750SBP200的Datasheet PDF文件第110页浏览型号HD6417750SBP200的Datasheet PDF文件第111页浏览型号HD6417750SBP200的Datasheet PDF文件第112页浏览型号HD6417750SBP200的Datasheet PDF文件第113页  
Section 3 Memory Management Unit (MMU)  
3.1  
Overview  
3.1.1  
Features  
The SH7750 Series can handle 29-bit external memory space from an 8-bit address space  
identifier and 32-bit logical (virtual) address space. Address translation from virtual address to  
physical address is performed using the memory management unit (MMU) built into the SH7750  
Series. The MMU performs high-speed address translation by caching user-created address  
translation table information in an address translation buffer (translation lookaside buffer: TLB).  
The SH7750 Series has four instruction TLB (ITLB) entries and 64 unified TLB (UTLB) entries.  
UTLB copies are stored in the ITLB by hardware. A paging system is used for address translation,  
with support for four page sizes (1, 4, and 64 kbytes, and 1 Mbyte). It is possible to set the virtual  
address space access right and implement storage protection independently for privileged mode  
and user mode.  
3.1.2  
Role of the MMU  
The MMU was conceived as a means of making efficient use of physical memory. As shown in  
figure 3.1, when a process is smaller in size than the physical memory, the entire process can be  
mapped onto physical memory, but if the process increases in size to the point where it does not fit  
into physical memory, it becomes necessary to divide the process into smaller parts, and map the  
parts requiring execution onto physical memory on an ad hoc basis ((1)). Having this mapping  
onto physical memory executed consciously by the process itself imposes a heavy burden on the  
process. The virtual memory system was devised as a means of handling all physical memory  
mapping to reduce this burden ((2)). With a virtual memory system, the size of the available  
virtual memory is much larger than the actual physical memory, and processes are mapped onto  
this virtual memory. Thus processes only have to consider their operation in virtual memory, and  
mapping from virtual memory to physical memory is handled by the MMU. The MMU is  
normally managed by the OS, and physical memory switching is carried out so as to enable the  
virtual memory required by a task to be mapped smoothly onto physical memory. Physical  
memory switching is performed via secondary storage, etc.  
The virtual memory system that came into being in this way works to best effect in a time sharing  
system (TSS) that allows a number of processes to run simultaneously ((3)). Running a number of  
processes in a TSS did not increase efficiency since each process had to take account of physical  
memory mapping. Efficiency is improved and the load on each process reduced by the use of a  
virtual memory system ((4)). In this system, virtual memory is allocated to each process. The task  
of the MMU is to map a number of virtual memory areas onto physical memory in an efficient  
manner. It is also provided with memory protection functions to prevent a process from  
inadvertently accessing another process’s physical memory.  
Rev. 6.0, 07/02, page 57 of 986  
 复制成功!