FM24C16A
Diagram Notes
All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read
and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional
relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.
Read Bus Timing
tHIGH
tR
tSP
tF
tSP
tLOW
SCL
SDA
1/fSCL
tSU:SDA
tHD:DAT
tSU:DAT
tBUF
tDH
tAA
Stop Start
Acknowledge
Start
Write Bus Timing
tHD:DAT
SCL
tSU:DAT
tAA
tHD:STA
tSU:STO
SDA
Stop Start
Acknowledge
Start
Data Retention (VDD = 4.5V to 5.5V, +85° C)
Parameter
Data Retention
Min
45
Units
Years
Notes
Rev 3.0
Mar. 2005
Page 10 of 12
RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
