欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYS72T64000HU-3-B 参数 Datasheet PDF下载

HYS72T64000HU-3-B图片预览
型号: HYS72T64000HU-3-B
PDF下载: 下载PDF文件 查看货源
内容描述: 240针无缓冲DDR2 SDRAM模组 [240-Pin unbuffered DDR2 SDRAM Modules]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 87 页 / 5113 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第32页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第33页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第34页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第35页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第37页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第38页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第39页浏览型号HYS72T64000HU-3-B的Datasheet PDF文件第40页  
Internet Data Sheet  
HYS[64/72]T[32/64/128]xx0HU-[25F/2.5/3/3S/3.7/5]-B  
Unbuffered DDR2 SDRAM Module  
Parameter  
Symbol Note  
1)2)3)4)5)  
Burst Refresh Current  
IDD5B  
t
CK = tCK.MIN., Refresh command every tRFC = tRFC.MIN interval, CKE is HIGH, CS is HIGH between valid  
commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.  
Distributed Refresh Current  
IDD5D  
IDD6  
IDD7  
t
CK = tCK.MIN., Refresh command every tRFC = tREFI interval, CKE is LOW and CS is HIGH between valid  
commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.  
Self-Refresh Current  
CKE 0.2 V; external clock off, CK and CK at 0 V; Other control and address inputs are FLOATING, Data  
bus inputs are FLOATING. IDD6 current values are guaranteed up to TCASE of 85 °C max.  
6)  
All Bank Interleave Read Current  
All banks are being interleaved at minimum tRC without violating tRRD using a burst length of 4. Control  
and address bus inputs are STABLE during DESELECTS. Iout = 0 mA.  
1)  
2)  
V
DDQ = 1.8 V ± 0.1 V; VDD = 1.8 V ± 0.1 V  
IDD specifications are tested after the device is properly initialized and IDD parameter are specified with ODT disabled.  
3) Definitions for IDD see Table 23  
4) For two rank modules: for all active current measurements the other rank is in Precharge Power-Down Mode IDD2P  
5) For details and notes see the relevant Qimonda component data sheet  
6)  
IDD1, IDD4R and IDD7 current measurements are defined with the outputs disabled (IOUT = 0 mA). To achieve this on module level the output  
buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.  
TABLE 23  
Definitions for IDD  
Parameter  
LOW  
Description  
VIN VIL(ac).MAX, HIGH is defined as VIN VIH(ac).MIN  
Inputs are stable at a HIGH or LOW level  
Inputs are VREF = VDDQ /2  
STABLE  
FLOATING  
SWITCHING  
Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control  
signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ  
signals not including mask or strobes  
Rev. 1.3, 2006-12  
36  
03292006-6GMD-RSFT  
 复制成功!