欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYE18L128160BC-7.5 参数 Datasheet PDF下载

HYE18L128160BC-7.5图片预览
型号: HYE18L128160BC-7.5
PDF下载: 下载PDF文件 查看货源
内容描述: DRAM的移动应用128兆移动-RAM [DRAMs for Mobile Applications 128-Mbit Mobile-RAM]
分类和应用: 内存集成电路动态存储器时钟
文件页数/大小: 55 页 / 1522 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第8页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第9页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第10页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第11页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第13页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第14页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第15页浏览型号HYE18L128160BC-7.5的Datasheet PDF文件第16页  
HY[B/E]18L128160B[C/F]-7.5  
128-Mbit Mobile-RAM  
Functional DescriptionState Diagram  
Field Bits Type Description  
PAS [2:0]  
w
Partial Array Self Refresh  
R
000B all banks (default)  
001B 1/2 array (BA1 = 0)  
010B 1/4 array (BA1 = BA0 = 0)  
101B 1/8 array (BA1 = BA0 = RA11 = 0)  
110B 1/16 array (BA1 = BA0 = RA11 = RA10 = 0)  
Note:All other bit combinations are RESERVED.  
2.2.1.6  
Partial Array Self Refresh (PASR)  
Partial Array Self Refresh is a power-saving feature specific to Mobile RAMs. With PASR, self refresh may be  
restricted to variable portions of the total array. The selection comprises all four banks, two banks, one bank, half  
of one bank, and a quarter of one bank. Data written to the non activated memory sections will get lost after a  
period defined by tREF (cf. Table 14).  
2.2.1.7  
Temperature Compensated Self Refresh (TCSR) with On-Chip Temperature  
Sensor  
DRAM devices store data as electrical charge in tiny capacitors that require a periodic refresh in order to retain  
the stored information. This refresh requirement heavily depends on the die temperature: high temperatures  
correspond to short refresh periods, and low temperatures correspond to long refresh periods.  
The Mobile-RAM is equipped with an on-chip temperature sensor which continuously senses the actual die  
temperature and adjusts the refresh period in Self Refresh mode accordingly. This makes any programming of the  
TCSR bits in the Extended Mode Register obsolete. It also is the superior solution in terms of compatibility and  
power-saving, because  
it is fully compatible to all processors that do not support the Extended Mode Register  
it is fully compatible to all applications that only write a default (worst case) TCSR value, e.g. because of the  
lack of an external temperature sensor  
it does not require any processor interaction for regular TCSR updates  
2.2.1.8  
Selectable Drive Strength  
The drive strength of the DQ output buffers is selectable via bits A5 and A6 and shall be set load dependent. The  
half drive strength is suitable for typical Mobile-RAM applications. The full drive strength is intended for heavier  
loaded systems. I-V curves for full drive strength and half drive strength can be found in Table 24.  
2.3  
State Diagram  
Data Sheet  
12  
Rev. 1.71, 2007-01  
05282004-NZNK-8T0D  
 复制成功!