欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB25D256160CT-5 参数 Datasheet PDF下载

HYB25D256160CT-5图片预览
型号: HYB25D256160CT-5
PDF下载: 下载PDF文件 查看货源
内容描述: 256 - Mbit的双数据速率SDRAM [256-Mbit Double-Data-Rate SDRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率时钟
文件页数/大小: 39 页 / 2092 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB25D256160CT-5的Datasheet PDF文件第20页浏览型号HYB25D256160CT-5的Datasheet PDF文件第21页浏览型号HYB25D256160CT-5的Datasheet PDF文件第22页浏览型号HYB25D256160CT-5的Datasheet PDF文件第23页浏览型号HYB25D256160CT-5的Datasheet PDF文件第25页浏览型号HYB25D256160CT-5的Datasheet PDF文件第26页浏览型号HYB25D256160CT-5的Datasheet PDF文件第27页浏览型号HYB25D256160CT-5的Datasheet PDF文件第28页  
Internet Data Sheet  
HY[B/I]25D256[16/40/80]0C[E/C/F/T](L)  
256 Mbit Double-Data-Rate SDRAM  
TABLE 18  
Electrical Characteristics and DC Operating Conditions  
Parameter  
Symbol  
Values  
Unit Note/Test Condition1)  
Min.  
Typ.  
Max.  
Device Supply Voltage  
Device Supply Voltage  
Output Supply Voltage  
Output Supply Voltage  
VDD  
2.3  
2.5  
2.3  
2.5  
0
2.5  
2.6  
2.5  
2.6  
2.7  
2.7  
2.7  
2.7  
0
V
V
V
V
V
fCK 166 MHz  
f
CK > 166 MHz2)  
fCK 166 MHz3)  
VDD  
VDDQ  
VDDQ  
fCK > 166 MHz 2)3)  
Supply Voltage, I/O Supply VSS, VSSQ  
Voltage  
4)  
5)  
Input Reference Voltage  
VREF  
VTT  
0.49 × VDDQ 0.5 × VDDQ 0.51 × VDDQ  
V
V
I/O Termination Voltage  
(System)  
VREF – 0.04  
VREF + 0.04  
6)  
6)  
6)  
Input High (Logic1) Voltage VIH(DC)  
Input Low (Logic0) Voltage VIL(DC)  
VREF + 0.15  
0.3  
VDDQ + 0.3  
VREF – 0.15  
VDDQ + 0.3  
V
V
V
Input Voltage Level, CK and VIN(DC)  
0.3  
CK Inputs  
6)7)  
8)  
Input Differential Voltage,  
CK and CK Inputs  
VID(DC)  
0.36  
0.71  
–2  
VDDQ + 0.6  
V
VI-Matching Pull-up Current VRatio  
to Pull-down Current  
1.4  
2
µA  
µA  
Input Leakage Current  
Output Leakage Current  
II  
Any input 0 V VIN VDD; All  
other pins not under test = 0 V9)  
IOZ  
–5  
5
DQs are disabled; 0 V VOUT  
VDDQ  
9)  
Output High Current, Normal IOH  
Strength Driver  
–16.2  
mA VOUT = 1.95 V  
mA VOUT = 0.35 V  
Output Low Current, Normal IOL  
16.2  
Strength Driver  
1) 0 °C TA 70 °C; VDDQ = 2.5 V ± 0.2 V, VDD = +2.5 V ± 0.2 V;  
2) DDR400 conditions apply for all clock frequencies above 166 MHz  
3) Under all conditions, VDDQ must be less than or equal to VDD  
4) Peak to peak AC noise on VREF may not exceed ± 2% VREF.DC. VREF is also expected to track noise variations in VDDQ  
5) TT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and  
must track variations in the DC level of VREF  
6) Inputs are not recognized as valid until VREF stabilizes.  
7) ID is the magnitude of the difference between the input level on CK and the input level on CK.  
.
.
V
.
V
8) The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and  
voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between  
pull-up and pull-down drivers due to process variation.  
9) Values are shown per pin.  
Rev. 2.3, 2007-03  
24  
03062006-8CCM-VPUW  
 复制成功!