Internet Data Sheet
HYB18T256161BF–20/25/28
256-Mbit Double-Data-Rate-Two SDRAM
TABLE 4
Abbreviations for Buffer Type
Abbreviation
Description
SSTL
Serial Stub Terminated Logic (SSTL_18)
Low Voltage CMOS
LV-CMOS
CMOS
OD
CMOS Levels
Open Drain. The corresponding ball has 2 operational states, active low and tristate, and
allows multiple devices to share as a wire-OR.
FIGURE 1
Chip Configuration, PG-TFBGA-84 (top view)
ꢁ
ꢂ
ꢄ
ꢈ
ꢉ
!
"
#
$
%
&
ꢃ
ꢅ
ꢆ
ꢇ
6$$
.#
633
6331
6$$1
5$13
6331
6331
$1ꢁꢈ
5$-
5$13
$1ꢁꢉ
6$$1
6$$1
6$$1
6$$1
$1ꢇ
$1ꢆ
6331
6331
$1ꢁꢂ
$1ꢁꢁ
$1ꢁꢀ
$1ꢁꢄ
6$$
633
6331
6$$1
.#
,$13
6331
6331
$1ꢃ
,$-
,$13
$1ꢅ
6$$1
6$$1
6$$1
6$$1
'
(
*
$1ꢁ
$1ꢀ
6331
6331
$1ꢈ
$1ꢄ
$1ꢂ
633$,
2!3
#!3
!ꢂ
$1ꢉ
6$$,
62%&
633
6$$
#+
#+
#3
!ꢀ
!ꢈ
!ꢆ
.#
+
,
#+%
"!ꢀ
!ꢁꢀꢊ!0
!ꢄ
7%
"!ꢁ
!ꢁ
/$4
.#
6$$
-
.
0
2
633
!ꢉ
!ꢃ
633
!ꢅ
!ꢇ
!ꢁꢁ
.#
6$$
!ꢁꢂ
.#
-004ꢀꢁꢂꢀ
Notes
2. LDM is the data mask signal for DQ[7:0], UDM is the data
mask signal for DQ[15:8]
3. VDDL and VSSDL are power and ground for the DLL. VDDL is
1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is
data strobe for DQ[7:0]
connected to VDD on the device. VDD, VDDQ, VSSDL, VSS
and VSSQ are isolated on the device.
,
Rev. 1.20, 2007-06
8
11232006-QP6X-6EM0
QIMONDA [ QIMONDA AG ]
