欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18TC1G160BF-2.5 参数 Datasheet PDF下载

HYB18TC1G160BF-2.5图片预览
型号: HYB18TC1G160BF-2.5
PDF下载: 下载PDF文件 查看货源
内容描述: 1千兆位双数据速率- SDRAM双 [1-Gbit Double-Data-Rate-Two SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 65 页 / 3555 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第23页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第24页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第25页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第26页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第28页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第29页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第30页浏览型号HYB18TC1G160BF-2.5的Datasheet PDF文件第31页  
Internet Data Sheet  
HYB18TC1G[80/16]0BF  
1-Gbit Double-Data-Rate-Two SDRAM  
TABLE 30  
Single-ended AC Input Test Conditions  
Symbol  
Condition  
Value  
Unit  
Note  
1)  
VREF  
Input reference voltage  
0.5 x VDDQ  
1.0  
V
1)  
VSWING.MAX  
SLEW  
Input signal maximum peak to peak swing  
Input signal minimum Slew Rate  
V
2)3)  
1.0  
V / ns  
1) Input waveform timing is referenced to the input signal crossing through the VREF level applied to the device under test.  
2) The input signal minimum Slew Rate is to be maintained over the range from VIH(ac).MIN to VREF for rising edges and the range from VREF to  
IL(ac).MAX for falling edges as shown in Figure 3  
V
3) AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to VIL(ac) on the negative  
transitions.  
FIGURE 3  
Single-ended AC Input Test Conditions Diagram  
9''4  
9,+ꢎDFꢏPLQ  
9,+ꢎGFꢏPLQ  
96:,1*ꢎ0$;ꢏ  
95()  
9,/ꢎGFꢏPD[  
9,/ꢎDFꢏPD[  
966  
'HOWDꢌ7)  
'HOWDꢌ75  
95()ꢌꢐꢌ9,/ꢎDFꢏPD[  
'HOWDꢌ7)  
9,+ꢎDFꢏPLQꢌꢐꢌ95()  
'HOWDꢌ75  
03(7ꢀꢅꢁꢀ  
)DOOLQJꢌ6OHZꢌ  
5LVLQJꢌ6OHZꢌ  
Rev. 1.21, 2007-07  
27  
02282007-F8UP-4HSU  
 复制成功!