5(ꢋꢋEHJLꢋQꢋSRLQWꢋ
7
ꢋ
Hꢋ
ꢋSRLꢋQW
ꢋ
92/
ꢋꢑꢋꢄ[ꢋP9
ꢋꢑꢋ[ꢋP9
ꢋ
977ꢋꢐꢋ[ꢋP
9ꢋ
92/
ꢋ
977ꢋꢐꢋꢄ[ꢋP9ꢋ
7ꢃꢋ 7ꢄꢋ
W+=ꢊW536
7ꢋꢋHQG
ꢋSRLQ
Wꢋꢋ
ꢋꢄꢒ
7ꢃꢐ7ꢄꢋ
W/=ꢊW
535(ꢋEꢋ
Wꢋꢋ
ꢋꢄꢒ7
ꢃꢐ7ꢄꢋ
Internet Data Sheet
HY[B/I]18T1G[40/80/16]0B[C/F](L/V)
1-Gbit Double-Data-Rate-Two SDRAM
26) tQHS accounts for:
1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual tHP at the input is transferred to the output;
and
2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are
independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
27) The Auto-Refresh command interval has be reduced to 3.9 µs when operating the DDR2 DRAM in a temperature range between 85 °C
and 95 °C.
28) 0 °C≤ TCASE ≤ 85 °C
29) 85 °C < TCASE ≤ 95 °C
30) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
31) tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving
(tRPST), or begins driving (tRPRE). Figure 8 shows a method to calculate these points when the device is no longer driving (tRPST), or begins
driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the
calculation is consistent.
32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT.PER of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has tJIT.PER.MIN = – 72 ps
and tJIT.PER.MAX = + 93 ps, then tRPRE.MIN(DERATED) = tRPRE.MIN + tJIT.PER.MIN = 0.9 x tCK.AVG – 72 ps = + 2178 ps and tRPRE.MAX(DERATED) = tRPRE.MAX
+ tJIT.PER.MAX = 1.1 x tCK.AVG + 93 ps = + 2843 ps. (Caution on the MIN/MAX usage!).
33) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT.DUTY of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has tJIT.DUTY.MIN = – 72 ps
and tJIT.DUTY.MAX = + 93 ps, then tRPST.MIN(DERATED) = tRPST.MIN + tJIT.DUTY.MIN = 0.4 x tCK.AVG – 72 ps = + 928 ps and tRPST.MAX(DERATED) = tRPST.MAX
+ tJIT.DUTY.MAX = 0.6 x tCK.AVG + 93 ps = + 1592 ps. (Caution on the MIN/MAX usage!).
34) For these parameters, the DDR2 SDRAM device is characterized and verified to support tnPARAM = RU{tPARAM / tCK.AVG}, which is in clock
cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK.AVG}, which is in
clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which tRP = 15 ns, the device will support
tnRP = RU{tRP / tCK.AVG} = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at
Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
35) tWTR is at lease two clocks (2 x tCK) independent of operation frequency.
FIGURE 8
Method for calculating transitions and endpoint
92+
ꢋꢐꢋ[ꢋP9
ꢋ
977ꢋꢑꢋꢄ[ꢋP9ꢋ
977ꢋꢑꢋ[ꢋP9ꢋ
92+
ꢋꢐꢋꢄ[ꢋP9ꢋ
W/=ꢋ
W53
W+=ꢋ
W536 QG
7ꢃꢋ 7ꢄꢋ
HJLQꢋSRLQ
Rev. 1.3, 2007-07
03062006-ZNH8-HURV
54
QIMONDA [ QIMONDA AG ]
