Internet Data Sheet
HY[B/I]18T1G[40/80/16]0B[C/F](L/V)
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 3
Chip Configuration for x16 Components in PG–TFBGA–84 (Top view)
ꢃ
ꢄ
ꢅ
ꢈ
ꢁ
$
%
&
'
(
)
ꢉ
ꢆ
ꢇ
ꢂ
9''
1&
966
9664
9''4
8'46
9664
9664
'4ꢃꢈ
8'0
8'46
'4ꢃꢁ
9''4
9''4
9''4
9''4
'4ꢂ
'4ꢇ
9664
9664
'4ꢃꢄ
'4ꢃꢃ
'4ꢃꢀ
'4ꢃꢅ
9''
966
9664
9''4
1&
/'46
9664
9664
'4ꢉ
/'0
/'46
'4ꢆ
9''4
9''4
9''4
9''4
*
+
-
'4ꢃ
'4ꢀ
9664
9664
'4ꢈ
'4ꢅ
'4ꢄ
966'/
5$6
&$6
$ꢄ
'4ꢁ
9''/
95()
966
9''
&.
&.
&6
$ꢀ
$ꢈ
$ꢇ
1&
.
/
&.(
%$ꢀ
$ꢃꢀꢌ$3
$ꢅ
:(
%$ꢃ
$ꢃ
2'7
%$ꢄ
9''
0
1
3
5
966
$ꢁ
$ꢉ
966
$ꢆ
$ꢂ
$ꢃꢃ
9''
$ꢃꢄ
1&
1&
03%7ꢀꢆꢈꢀ
Rev. 1.3, 2007-07
03062006-ZNH8-HURV
17