UH
JꢌꢋD
GGUꢋ
0
3
%
7ꢀ
ꢉꢀꢀꢋ
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
3.4
Extended Mode Register EMR(3)
The Extended Mode Register EMR(3) is reserved for future
use and all bits except BA0 and BA1 must be programmed to
0 when setting the mode register during initialization.
%
$
ꢆꢋ %
$
ꢃꢋ %
$
ꢀꢋ $
ꢃ
ꢅꢋ $
ꢃ
ꢆꢋ $
ꢃꢃ
ꢋ $
ꢃ
ꢀꢋ
$
ꢇꢋ
$
ꢊꢋ
$
ꢁꢋ
ꢀꢋ
$ꢈꢋ
$
ꢂꢋ
$
ꢉꢋ
$
ꢅꢋ
$ꢆꢋ
$
ꢃꢋ
$ꢀꢋ
ꢀꢋ
ꢃꢋ
ꢃꢋ
TABLE 13
EMR(3) Programming Extended Mode Register Definition, BA2:0=011B
Field
Bits
Type1)
Description
BA2
16
reg.addr
Bank Address 2
0B
BA2 Bank Address
BA1
BA0
A
15
Bank Adress 1
1B
BA1 Bank Address
14
Bank Adress 0
1B
BA0 Bank Address
[13:0]
w
Address Bus 13:0
00000000000000BA[13:0] Address bits
1) w = write only
Rev. 1.01, 2008-11
23
04212008-66HT-ZLFE
QIMONDA [ QIMONDA AG ]
