欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T1G800BFL-3S 参数 Datasheet PDF下载

HYB18T1G800BFL-3S图片预览
型号: HYB18T1G800BFL-3S
PDF下载: 下载PDF文件 查看货源
内容描述: 1千兆位双数据速率- SDRAM双 [1-Gbit Double-Data-Rate-Two SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 70 页 / 3842 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第28页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第29页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第30页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第31页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第33页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第34页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第35页浏览型号HYB18T1G800BFL-3S的Datasheet PDF文件第36页  
Internet Data Sheet  
HY[B/I]18T1G[40/80/16]0B[C/F](L)  
1-Gbit Double-Data-Rate-Two SDRAM  
TABLE 32  
Single-ended AC Input Test Conditions  
Symbol  
Condition  
Value  
Unit  
Note  
1)  
VREF  
Input reference voltage  
0.5 x VDDQ  
1.0  
V
1)  
VSWING.MAX  
SLEW  
Input signal maximum peak to peak swing  
Input signal minimum Slew Rate  
V
2)3)  
1.0  
V / ns  
1) Input waveform timing is referenced to the input signal crossing through the VREF level applied to the device under test.  
2) The input signal minimum Slew Rate is to be maintained over the range from VIH(ac).MIN to VREF for rising edges and the range from VREF to  
IL(ac).MAX for falling edges as shown in Figure 4  
V
3) AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to VIL(ac) on the negative  
transitions.  
FIGURE 4  
Single-ended AC Input Test Conditions Diagram  
9''4  
9,+ꢎDFꢏPLQ  
9,+ꢎGFꢏPLQ  
96:,1*ꢎ0$;ꢏ  
95()  
9,/ꢎGFꢏPD[  
9,/ꢎDFꢏPD[  
966  
'HOWDꢋ7)  
'HOWDꢋ75  
95()ꢋꢐꢋ9,/ꢎDFꢏPD[  
'HOWDꢋ7)  
9,+ꢎDFꢏPLQꢋꢐꢋ95()  
'HOWDꢋ75  
03(7ꢀꢅꢃꢀ  
)DOOLQJꢋ6OHZꢋ  
5LVLQJꢋ6OHZꢋ  
Rev. 1.2, 2007-05  
03062006-ZNH8-HURV  
32  
 复制成功!