欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB15T1G400C2F-3S 参数 Datasheet PDF下载

HYB15T1G400C2F-3S图片预览
型号: HYB15T1G400C2F-3S
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 256MX4, 0.45ns, CMOS, PBGA60, ROHS COMPLIANT, PLASTIC, TFBGA-60]
分类和应用: 时钟动态存储器双倍数据速率内存集成电路
文件页数/大小: 59 页 / 1885 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第30页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第31页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第32页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第33页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第35页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第36页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第37页浏览型号HYB15T1G400C2F-3S的Datasheet PDF文件第38页  
Internet Data Sheet  
HYB15T1G[40/80/16]0C2F  
1-Gbit Double-Data-Rate-Two SDRAM  
5.6  
Overshoot and Undershoot Specification  
This chapter contains Overshoot and Undershoot Specification.  
TABLE 30  
AC Overshoot / Undershoot Specification for Address and Control Pins  
Parameter  
DDR2-667  
DDR2-800  
Unit  
Maximum peak amplitude allowed for overshoot  
area  
0.9  
0.9  
V
Maximum peak amplitude allowed for undershoot 0.9  
area  
0.9  
V
Maximum overshoot area above VDD  
Maximum undershoot area below VSS  
0.8  
0.8  
0.66  
0.66  
V-ns  
V-ns  
FIGURE 6  
AC Overshoot / Undershoot Diagram for Address and Control Pins  
0D[LPXPꢋ$PSOLWXGHꢋꢋ  
9ROWVꢋꢍ9ꢎ  
2YHUVKRRWꢋ$UHD  
9''  
966  
8QGHUVKRRWꢋ$UHD  
0D[LPXPꢋ$PSOLWXGHꢋꢋ  
7LPHꢋꢍQVꢎ  
03(7ꢀꢅꢀꢀ  
Rev. 1.00, 2008-08  
34  
11202007-1NZ2-6U4E  
 复制成功!