AND-TFT-35PA-4HB
Interface Pin Assignment
Pin No.
Symbol
Function
STH1
1
Start pulse for source driver
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
AV
SS
AV
DD
V
B
V
G
V
R
V
SS
V
DD
CPH1
CPH2
CPH3
STH2
Q2H
INH
R/L
V
COM
V
COM
XOE
CPV
U/D
DIO2
DIO1
V
GL
V
EE
V
SS
V
CC
V
GH
NC
Analog GND for source driver
Analog power input for source driver
Video Input B
Video Input G
Video Input R
Digital GND
Digital power input
Sampling and shift clock for source driver
Sampling and shift clock for source driver
Sampling and shift clock for source driver
Start pulse for source driver
Video input rotation control
Output enable for source driver
Left/Right Control for source driver
Common electrode voltage
Common electrode voltage
Output enable for gate driver
Clock input for gate driver
Up/Down Control for gate driver
Vertical start pulse
Vertical start pulse
Gate off voltage (alternative every 1-H)
Gate driver negative voltage
GND
Logic power for gate driver
Gate on voltage
No connection
Input/Output
Input/Output
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input/Output
Input
Input
Input
Input
Input
Input
Input
Input
Input/Output
Input/Output
Input
Input
Input
Input
Input
–
V
CC
=+3.3V (Typ..)
V
GH
= +17V (Typ..)
–
Note 2
V
COM
=6V
PP
V
EE
= -15V (Typ..)
Note 1
V
COM
=6V
PP
Note 1
V
DD
=+3.3V (Typ..)
V
COM
=6V
PP
AV
DD
= +5V (Typ..)
Note 1
Remark
Note 1: STH1, STH2 and R/L mode
R/L
High (VDD)
Low (0 Volt.)
STH1
Input
Output
STH2
Output
Input
Remarks
Left to Right
Right to Left
Note 2: DIO1, DIO2 and U/D mode
U/D
High (VDD)
Low (0 Volt.)
DIO1
Input
Output
DIO2
Output
Input
Remarks
Down to Up
Up to Down
7/19/07
Purdy Electronics Corporation • 720 Palomar Avenue • Sunnyvale, CA 94085
Tel: 408.523.8200 • Fax: 408.733.1287 • sales@purdyelectronics.com • www.purdyelectronics.com
3