November 2006
rev 1.5
ASM1834/A/D
ASM1834
5V Tolerance
Bias
Low TC
Reference
40kΩ
+
For ASM1834D
Block Diagram
1
5 V
IN
ASM1834A
2
5V RESET
5 VTOL
3
350ms Delay
2 5V RESET
5V RESET
(ASM1834D)
7
-
Pushbutton Level
Sense and Debounce
3.3V RESET
PBRST
3.3 V
IN
5
8
3.3 VTOL 6
4
3.3V Tolerance
Bias
+
For ASM1834D
350ms Delay
7
3.3V RESET
3.3V RESET (ASM1834D)
GND
-
Pin Configuration
5V
IN
5V RESET *
5V TOL
GND
1
2
3
4
8
3.3V
IN
3.3V RESET *
3.3V TOL
PBRST
ASM1834
ASM1834A
ASM1834D
7
6
5
Pin Description
* AS1834D reset outputs are active HIGH (5V RESET and 3.3V RESET)
Outputs are open-drain for AS1834A.
Pin #
1
2
3
4
5
6
7
8
Pin Name
5V
IN
5V RESET
5V RESET
5V TOL
GND
PBRST
3.3V TOL
3.3V RESET
3.3V RESET
3.3V
IN
5V power supply input.
Function
5V reset output (Active LOW, ASM1834, ASM1834A. Open drain outputs for ASM1834A).
5V reset output (Active HIGH, AS1834D).
5V input tolerance select: 10% tolerance for 5VTOL= 5V
IN
and 5% tolerance for 5VTOL = GND
Ground.
Debounced manual pushbutton reset input (40kΩ internal pull-up).
3.3V input tolerance select: 20% tolerance for 3.3VTOL = 3.3V
IN
and 10% tolerance for
3.3VTOL=GND.
3.3V reset output (Active LOW, ASM1834, ASM1834A. Open drain outputs for ASM1834A).
3.3V reset output (Active HIGH, AS1834D).
3.3V power supply input.
Dual 5V and 3.3V µP Power Supply Supervisor with Manual Reset
Notice: The information in this document is subject to change without notice
2 of 10
PULSECORE [ PulseCore Semiconductor ]
