PE42920
Product Specification
Figure 24. Evaluation Board Layouts
Evaluation board
The DDSPDT switch evaluation kit board was
designed to ease customer evaluation of the
PE42920 DDSPDT switch.
Top
Calibration structures are available on the bottom
side of the PCB. As an alternate connector option,
a through transmission line connects connectors
J14 and J13. This transmission line can be used
to estimate the loss of the PCB over the
Bottom
environmental conditions being evaluated.
J20 provides a means for applying VDD and
controlling the logic of the device. A jumper can
be used to set AUX = VDD or AUX = GND,* to
toggle the logic state.
Proper PCB design is essential for full isolation
performance. This evaluation board demonstrates
good trace and ground management for minimum
coupling and radiation.
Logic = Low
Logic = High
DC blocking capacitors (external or on board) are
required to prevent interaction with external test
equipment. They can be used as external
broadband DC blocks or replace 0Ω resistors on
board with the desired capacitance value on
operation frequency.
Note: * Silkscreen Error – AUX and VSEL labels are swapped. AUX jumper pin
on J20 header is equivalent to the VSEL control in the block diagram.
VSEL jumper pin on J20 header is a no connect.
PRT-09905
©2012-2015 Peregrine Semiconductor Corp. All rights reserved.
Document No. DOC-12914-3 │ UltraCMOS® RFIC Solutions
Page 10 of 13
PSEMI [ Peregrine Semiconductor ]
